DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

SAF-C167CR-16RM View Datasheet(PDF) - Siemens AG

Part Name
Description
Manufacturer
SAF-C167CR-16RM
Siemens
Siemens AG Siemens
SAF-C167CR-16RM Datasheet PDF : 67 Pages
First Prev 61 62 63 64 65 66 67
C167CR-16RM 20Dec96@09:25h Intermediate Version
AC Characteristics
CLKOUT and READY
VCC = 5 V ± 10 %; VSS = 0 V
TA = 0 to +70 °C
for SAB-C167CR-16RM
TA = -40 to +85 °C for SAF-C167CR-16RM
TA = -40 to +125 °C for SAK-C167CR-16RM
CL (for PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT) = 100 pF
CL (for Port 6, CS) = 100 pF
Parameter
CLKOUT cycle time
CLKOUT high time
CLKOUT low time
CLKOUT rise time
CLKOUT fall time
CLKOUT rising edge to
ALE falling edge
Synchronous READY
setup time to CLKOUT
Synchronous READY
hold time after CLKOUT
Asynchronous READY
low time
Asynchronous READY
setup time 1)
Asynchronous READY
hold time 1)
Async. READY hold time
after RD, WR high
(Demultiplexed Bus) 2)
Symbol
t29 CC
t30 CC
t31 CC
t32 CC
t33 CC
t34 CC
t35 SR
t36 SR
t37 SR
t58 SR
t59 SR
t60 SR
Max. CPU Clock
= 20 MHz
min.
max.
50
50
20
15
5
5
0 + tA
10 + tA
15
0
65
15
0
0
0
+ 2tA + tC
+ tF
2)
Variable CPU Clock Unit
1/2TCL = 1 to 20 MHz
min.
max.
2TCL
2TCL
ns
TCL – 5
ns
TCL – 10 –
ns
5
ns
5
ns
0 + tA
10 + tA
ns
15
ns
0
ns
2TCL + 15 –
ns
15
ns
0
ns
0
TCL - 25
ns
+ 2tA + tC + tF
2)
Notes
1) These timings are given for test purposes only, in order to assure recognition at a specific clock edge.
2) Demultiplexed bus is the worst case. For multiplexed bus 2TCL are to be added to the maximum values. This
adds even more time for deactivating READY.
The 2tA and tC refer to the next following bus cycle, tF refers to the current bus cycle.
Semiconductor Group
60

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]