IS42LS16800A View Datasheet(PDF) - Integrated Circuit Solution Inc
Part Name
Description
Manufacturer
IS42LS16800A
Integrated Circuit Solution Inc
IS42LS16800A Datasheet PDF : 66 Pages
| |||
IS42S81600A, IS42S16800A, IS42S32400A
IS42LS81600A, IS42LS16800A, IS42LS32400A
ISSI ®
AC ELECTRICAL CHARACTERISTICS (1,2,3)
Symbol Parameter
tCK3
Clock Cycle Time
tCK2
tAC3
Access Time From CLK(4)
tAC2
CAS Latency = 3
CAS Latency = 2
CAS Latency = 3
CAS Latency = 2
-7
Min. Max.
7
—
10 —
— 5.4
—
6
-10
Min. Max
10 —
10 —
—
7
—
9
Units
ns
ns
ns
ns
tCHI
CLK HIGH Level Width
2.5 —
3.5 —
ns
tCL
CLK LOW Level Width
tOH3
Output Data Hold Time
tOH2
CAS Latency = 3
CAS Latency = 2
2.5 —
3.5 —
ns
2.5 —
2.5 —
ns
2.5 —
2.5 —
ns
tLZ
Output LOW Impedance Time
tHZ3
Output HIGH Impedance Time(5)CAS Latency = 3
tHZ2
CAS Latency = 2
0
—
0
—
ns
—
6
—
7
ns
—
6
—
9
ns
tDS
Input Data Setup Time
1.5 —
2.0 —
ns
tDH
Input Data Hold Time
0.8 —
1
—
ns
tAS
Address Setup Time
.5
—
2.0 —
ns
tAH
Address Hold Time
0.8 —
1
—
ns
tCKS
CKE Setup Time
1.5 —
2.0 —
ns
tCKH
CKE Hold Time
0.8 —
1
—
ns
tCKA
tCS
tCH
ns
CKE to CLK Recovery Delay Time
Command Setup Time (CS, RAS, CAS, WE, DQM)
Command Hold Time (CS, RAS, CAS, WE, DQM)
1CLK+3 —
1CLK+3 —
ns
1.5 —
2.0 —
ns
0.8
—
1
—
tRC
Command Period (REF to REF / ACT to ACT)
63 —
70 —
ns
tRAS
Command Period (ACT to PRE)
tRP
Command Period (PRE to ACT)
37 120,000
44 120,000
ns
15 —
18 —
ns
tRCD
Active Command To Read / Write Command Delay Time
15 —
18 —
ns
tRRD
Command Period (ACT [0] to ACT[1])
tDPL3 Input Data To Precharge
Command Delay time
tDPL2
CAS Latency = 3
CAS Latency = 2
tDAL3 Input Data To Active / Refresh CAS Latency = 3
Command Delay time (During Auto-Precharge)
tDAL2
CAS Latency = 2
14 —
15 —
ns
2CLK —
2CLK —
ns
2CLK —
2CLK —
ns
CLK+tRP —
2CLK+tRP —
ns
2CLK+tRP —
2CLK+tRP —
ns
tT
Transition Time
0.5 30
0.5 30
ns
tREF
Refresh Cycle Time (4096)
— 64
— 64
ms
Notes:
1. When power is first applied, memory operation should be started 100 µs after Vdd and VddQ reach their stipulated voltages.
Also note that the power-on sequence must be executed before starting memory operation.
2. Measured with tT = 1 ns.
3. The reference level is 0.9V when measuring input signal timing. Rise and fall times are measured between VIH (min.) and VIL
(max.).
4. Access time is measured at 0.9V with the load shown in the figure below.
5. The time tHZ (max.) is defined as the time required for the output voltage to transition by ± 200 mV from VOH (min.) or VOL (max.)
when the output is in the high impedance state.
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774
21
ADVANCEDINFORMATION Rev. 00A
06/01/02
Share Link: