MAX1156 View Datasheet(PDF) - Maxim Integrated
Part Name
Description
Manufacturer
MAX1156 Datasheet PDF : 15 Pages
| |||
14-Bit, 135ksps, Single-Supply ADCs with
Bipolar Analog Input Range
tCSL
tCSH
CS
tACQ
R/C
REF POWER-
DOWN CONTROL
tDH
tDS
tDV
tEOC
EOC
tCONV
tDO
HBEN
D7/D15–D0/D8
HIGH-Z
Figure 2. MAX1156/MAX1158/MAX1174 Timing Diagram
tDO
tDO1
HIGH/LOW
BYTE VALID
tBR
HIGH/LOW
BYTE VALID
HIGH-Z
Power-Down Modes
Select standby mode or shutdown mode with the R/C
bit during the second falling edge of CS (see the
Selecting Standby or Shutdown Mode section). The
MAX1156/MAX1158/MAX1174 automatically enter
either standby mode (reference and buffer on) or shut-
down (reference and buffer off) after each conversion,
depending on the status of R/C during the second
falling edge of CS.
Internal Clock
The MAX1156/MAX1158/MAX1174 generate an internal
conversion clock to free the microprocessor from the
burden of running the SAR conversion clock. Total con-
version time (tCONV) after entering hold mode (second
falling edge of CS) to end of conversion (EOC) falling is
4.7µs (max).
Applications Information
Starting a Conversion
CS and R/C control acquisition and conversion in the
MAX1156/MAX1158/MAX1174 (see Figure 2). The first
falling edge of CS powers up the device and puts it in
acquire mode if R/C is low. The convert start is ignored
if R/C is high. The MAX1156/MAX1158/MAX1174 need
at least 12ms (CREFADJ = 0.1µF, CREF = 10µF) for the
internal reference to wake up and settle before starting
the conversion, if powering up from shutdown.
+5V ANALOG +5V DIGITAL
0.1µF
0.1µF
AVDD
ANALOG INPUT AIN
DVDD
D0–D7
OR
D8–D13
µP DATA
BUS
MAX1156
MAX1158
EOC
R/C
MAX1174
REF
CS
REFADJ
HBEN
HIGH
AGND DGND
BYTE
0.1µF
10µF
LOW
BYTE
Figure 3. Typical Application Circuit for the MAX1156/MAX1158/
MAX1174
8 _______________________________________________________________________________________
Share Link: 