DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX1669 View Datasheet(PDF) - Maxim Integrated

Part Name
Description
Manufacturer
MAX1669 Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Fan Controller and Remote Temperature Sensor
with SMBus Serial Interface
ELECTRICAL CHARACTERISTICS (continued)
(VCC = +3.3V, TA = 0°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.)
PARAMETER
CONDITIONS
MIN TYP MAX UNITS
FAN PWM Frequency Error
PWM mode, any setting
-20
+20
%
FAN Total Unadjusted Error
DAC mode, any setting, RL = 10kto GND
-4
4
%FS
FAN Output Voltage High
DAC mode, FAN duty factor = 1111b,
IOUT = 5mA
2.96 3.06
V
FAN Output Voltage Low
SYNC Capture Range
SYNC Input High Period
SYNC Input Low Period
SMBus INTERFACE (Figures 7, 8)
DAC mode, FAN duty factor = 0000b,
IOUT = -5mA
0.05
0.2
V
140
260
400
kHz
500
ns
500
ns
Logic Input High Voltage
ADD_, I/O1, I/O2, SYNC, SMBCLK, SMBDATA;
VCC = 3V to 5.5V
2.1
V
Logic Input Low Voltage
ADD_, I/O1, I/O2, SYNC, SMBCLK, SMBDATA;
VCC = 3V to 5.5V
0.8
V
SMBDATA, ALERT, OVERT, I/O1, I/O2
Output Low Sink Current
Pin forced to 0.4V
6
mA
ALERT, OVERT, I/O1, I/O2 Output
High Leakage Current
Pin forced to 5.5V
1
µA
Logic Input Current
SMBus Input Capacitance
SMBus Clock Frequency
SMBCLK Clock Low Time (tLOW)
SMBCLK Clock High Time (tHIGH)
SMBus Rise Time
SMBus Fall Time
SMBus Start Condition Setup Time
Logic inputs forced to VCC or GND
SMBCLK, SMBDATA
(Note 3)
10% to 10% points
90% to 90% points
SMBCLK, SMBDATA, 10% to 90% points
SMBCLK, SMBDATA, 90% to 10% points
-1
1
µA
5
pF
DC
100 kHz
4.7
µs
4
µs
1
µs
300
ns
4.7
µs
SMBus Repeated Start Condition Setup
Time (tSU:STA)
90% to 90% points
500
SMBus Start Condition Hold Time (tHD:STA) 10% of SMBDATA to 90% of SMBCLK
4
SMBus Stop Condition Setup Time (tSU:STO) 90% of SMBCLK to 10% of SMBDATA
4
SMBus Data Valid to SMBCLK
Rising-Edge Time (tSU:DAT)
10% or 90% of SMBDATA to 10% of SMBCLK 250
SMBus Data-Hold Time (tHD:DAT)
(Note 4)
0
SMBus Bus-Free Time (tBUF)
Between start/stop conditions
4.7
SMBCLK Falling Edge to SMBus
Data-Valid Time
Master clocking-in data
ns
µs
µs
ns
µs
µs
1
µs
_______________________________________________________________________________________ 3

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]