WED3EG7218S403JD3 View Datasheet(PDF) - White Electronic Designs Corporation
Part Name
Description
Manufacturer
WED3EG7218S403JD3 Datasheet PDF : 12 Pages
| |||
White Electronic Designs
WED3EG7218S-JD3
PRELIMINARY
DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND
RECOMMENDED AC OPERATING CONDITIONS (continued)
DDR400: VCC = VCCQ = +2.6V ± 0.1V; DDR333, 266, 200: VCC = VCCQ = +2.5V ± 0.2V
AC Characteristics
403
335
262/265
202
Parameter
ACTIVE to READ or WRITE delay
PRECHARGE command period
DQS read preamble
DQS read postamble
ACTIVE bank a to ACTIVE bank b command
DQS write preamble
DQS write preamble setup time
DQS write postamble
Write recovery time
Internal WRITE to READ command delay
Data valid output window
REFRESH to REFRESH command interval
Average periodic refresh interval
Terminating voltage delay to VCC
Exit SELF REFRESH to non-READ command
Exit SELF REFRESH to READ command
Symbol Min Max
tRCD
15
tRP
15
tRPRE 0.9 1.1
tRPST 0.4 0.6
tRRD
10
tWPRE 0.25
tWPRES
0
tWPST 0.4 0.6
tWR
15
tWTR
2
NA
tQH-tDQSQ
tREFC
70.3
tREFI
7.8
tVTD
0
tXSNR 70
tXSRD 200
Min Max
15
15
0.9 1.1
0.4 0.6
12
0.25
0
0.4 0.6
15
1
tQH-tDQSQ
70.3
7.8
0
75
200
Min Max
15
15
0.9 1.1
0.4 0.6
15
0.25
0
0.4 0.6
15
1
tQH-tDQSQ
70.3
7.8
0
75
200
Min Max
20
20
0.9 1.1
0.4 0.6
15
0.25
0
0.4 0.6
15
1
tQH-tDQSQ
70.3
7.8
0
75
200
Units
ns
ns
tCK
tCK
ns
tCK
ns
tCK
ns
tCK
ns
μs
μs
ns
ns
tCK
Notes
10,11
9
13
12
12
June 2006
Rev. 2
8
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
Share Link: 