IL8583D View Datasheet(PDF) - IK Semicon Co., Ltd

Part Name

Description

Manufacturer

IL8583D

CMOS timer with RAM and I2C-bus control

IK Semicon Co., Ltd 

INA8583

Acknowledgment on the I2С-bus

Start condition

Clock pulse for

acknowledgement

SCL from

master

1

2

8

9

data output

by receiver

data output

by transmitter S

Fig. 6.

The acknowledge bit is a HIGH level signal put on the bus by the transmitter during

which time the master generates an extra acknowledge related clock pulse. A slave re-

ceiver which is addressed must generate an acknowledge after the reception of each byte.

Also a master receiver must generate an acknowledge after the reception oа each byte

that has been clocked out of the slave transmitter. The device that acknowledges must

pull down the SDA line during the acknowledge clock pulse. A master receiver must signal

an end of date to the transmitter by not generating an acknowledge on the last byte that

has been clocked out of the slave. In this event the transmitter must leave the data line

HIGH to enable the master to generate a stop condition.

Before any date is transmitted on the I2C-bus, the device which should respond is

addressed first. The addressing is always carried out with the first byte transmitted after

the start procedure.

Master transmits to slave receiver (WRITE) mode

acknowledgement acknowledgement acknowledgement

from slave

from slave

from slave

S Slave address

0 А Word address А data

АР

R/W

n bytes

Fig. 7.

auto increment

memory word address

2012, January, ver.01

Share Link: