LA73024AV View Datasheet(PDF) - SANYO -> Panasonic
Part Name
Description
Manufacturer
LA73024AV Datasheet PDF : 12 Pages
| |||
LA73024AV
Transfer data format
The transfer data is composed by START condition, Slave address data*3, and STOP condition.
After setting up the START condition, please transfer the Slave Address (regulated as “1001000” in SW IC). Group
and next control data (Please see the Fig. 1)
Slave Address is composed by 7bits, and this bit 8th bit*4 should be set as [0].
But SW IC is not equipped with such a data out function, please keep this bit as [0].
The both of Group data and control data are composed by 8bits, and the one control action is defined with combination
of these two data. And if you want to control 2 or more groups at the same mode, you can realize it by sending some
control data together.
The data makes meaning with all bits, so you cannot stop the sending until all data transfer is over. But LA73024AV
adopt auto-increment, for example you can stop to transfer STOP condition after group 2 data . If you want to stop
transfer action, please transfer the STOP condition without fail.
*3 There are 3 control groups.
*4 This 8th bit called as R/W bit, and this bit shows the data transmission direction. [0] means send mode (accept mode
with SW IC) and [1] means accept mode (send mode with SW IC) fundamentally.
Data structure
START condition Slave Address R/W ACK Group ACK Control data ACK … STOP condition
Initialize
SW IC is initialized as the following mode for circuit protection. Please see “Sub address and data byte table” on page 9.
Characteristics of the SDA and SCL 1/0 stages for SW IC
Parameter
Symbol
min
LOW level input voltage
VIL
0
HIGH level input voltage
VIH
3.5
LOW level output current
IOL
SCL clock frequency
fSCL
Set-up time for a repeated START condition
tSU: STA
4.7
Hold time START condition. After this period, the first clock pulse is generated.
tHD: STA
4.0
LOW period of the SCL clock
tLOW
4.7
Rise time of both SDA and SDL signals
tR
0
HIGH period of the SCL clock
tHIGH
4.0
Fall time of both SDA and SDL signals
tF
0
Data hold time
tHD: DAT
0
Data set-up time
tSU: DAT
250
Set-up time for STOP condition
tSU: STO
4.0
BUS free time between a STOP and START condition
tBUF
4.7
max
unit
1.5
V
5.0
V
3.0
mA
100
kHz
µs
µs
µs
1.0
µs
µs
1.0
µs
µs
ns
µs
µs
Definition of timing
No.A0238-10/12
Share Link: 