DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

A3V56S30FTP View Datasheet(PDF) - Unspecified

Part Name
Description
Manufacturer
A3V56S30FTP Datasheet PDF : 40 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
A3V56S30FTP
A3V56S40FTP
256M Single Data Rate Synchronous DRAM
AC CHARACTERISTICS (AC operating conditions unless otherwise noted)
Parameter
Symbol
-6
Min Max
-7
Min Max
-75
Min Max
Unit
Note
CLK cycle time
CAS latency=3
tCC (3)
6
7
7.5
ns
1
CAS latency=2
tCC (2)
10
10
10
CAS latency=3
tSAC (3)
5.4
5.4
5.4
CLK to valid output delay
ns
1,2
CAS latency=2
tSAC (2)
5.4
5.4
6
CAS latency=3
tOH (3)
2.5
2.5
2.5
Output data hold time
CAS latency=2
tOH (2)
2.5
2.5
2.5
ns
2
CLK high pulse width
tCH
2.5
2.5
2.5
ns
3
CLK low pulse width
tCL
2.5
2.5
2.5
ns
3
Input setup time
tSI
1.5
1.5
1.5
ns
3
Input hold time
tHI
1
1
1
ns
3
Transition time of CLK
tT
0.3
1.5
0.3
1.5
0.3
1.5
ns
CLK to output in Low-Z
tSLZ
1
1
1
CLK to output in Hi-Z
CAS latency=3
tSHZ
CAS latency=2
5.4
5.4
5.4
ns
5.4
5.4
6
NOTES :
1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
3. Assumed input rise and fall time (tr & tf) = 1ns.
If tr & tf is longer than 1ns, transient time compensation should be considered,
i.e., [(tr + tf)/2-1]ns should be added to the parameter.
Revision 1.1
Page 9 / 39
Mar., 2010

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]