DSP56852UM View Datasheet(PDF) - Freescale Semiconductor

Part Name

Description

Manufacturer

DSP56852UM

16-bit Digital Signal Controllers

Freescale Semiconductor 

External Clock Operation

Figure 4-5 shows the definitions of the following signal states:

• Active state, when a bus or signal is driven, and enters a low impedance state

• Tri-stated, when a bus or signal is placed in a high impedance state

• Data Valid state, when a signal level has reached VOL or VOH

• Data Invalid state, when a signal level is in transition between VOL and VOH

Data1 Valid

Data2 Valid

Data1

Data2

Data Invalid State

Data Active

Data

Tri-stated

Figure 4-5 Signal States

Data3 Valid

Data3

Data Active

4.5 External Clock Operation

The 56852 system clock can be derived from a crystal or an external system clock signal. To generate a

reference frequency using the internal oscillator, a reference crystal must be connected between the

EXTAL and XTAL pins.

4.5.1 Crystal Oscillator for Use with PLL

The internal oscillator is designed to interface with a parallel-resonant crystal resonator in the frequency

range specified for the external crystal in Table 4-6. In Figure 4-6 a typical crystal oscillator circuit is

shown. Follow the crystal supplier’s recommendations when selecting a crystal, because crystal

parameters determine the component values required to provide maximum stability and reliable start-up.

The crystal and associated components should be mounted as close as possible to the EXTAL and XTAL

pins to minimize output distortion and start-up stabilization time.

Crystal Frequency = 2–4MHz (optimized for 4MHz)

EXTAL XTAL

Rz

Sample External Crystal

Parameters:

Rz = 10MΩ

TOD_SEL bit in CGM may be set to

0 or 1. 0 is recommended.

Figure 4-6 Crystal Oscillator

56852 Technical Data, Rev. 8

Freescale Semiconductor

21

Share Link: