DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MC68HC05C5 View Datasheet(PDF) - Freescale Semiconductor

Part Name
Description
Manufacturer
MC68HC05C5
Freescale
Freescale Semiconductor Freescale
MC68HC05C5 Datasheet PDF : 58 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Freescale SemicondMuCc6t8oHrC,0I5nCc5.Specification Rev. 1.2
NOTE: Negative true signals like RESET and IRQ will be denoted with either an
asterisk or an overline.
1.4 SIGNAL DESCRIPTION
1.4.1 VDD AND VSS
Power is supplied to the microcontroller using these two pins. VDD is the positive supply,
and VSS is ground.
1.4.2 PE
PE is the Program Enable for the EEPROM. This pin has a very weak internal pullup. If
this pin is held at a logic "1" level or left not connected, the EEPROM can be programmed
and erased. If this pin is held at a logic "0" level, EEPROM programming and erasing is
disabled. The pullup will not be able to pull the pin high if any circuit is connected to PE.
1.4.3 IRQ
This pin has a mask option that provides two different choices of interrupt triggering
sensitivity. The IRQ pin contains an internal Schmitt trigger as part of its input to improve
noise immunity. Refer to 4.5 INTERRUPTS for more detail.
1.4.4 OSC1 AND OSC2
These pins provide control input for an on-chip clock oscillator circuit. A crystal, a ceramic
resonator, a resistor/capacitor combination, or an external signal connects to these pins
providing a system clock. A mask option selects either a crystal/ceramic resonator or a
resistor/capacitor as the frequency determining element. The oscillator frequency is two
times the internal bus rate.
1.4.5 RESET
This active low pin is used to reset the MCU to a known start-up state by pulling RESET
low. The RESET pin contains an internal Schmitt trigger as part of its input to improve
noise immunity.
1.4.6 TCAP
This pin controls the input capture feature for the on-chip programmable timer. The TCAP
pin contains an internal Schmitt trigger as part of its input to improve noise immunity.
1.4.7 PA0-PA7
These eight I/O lines comprise port A. The state of any pin is software programmable and
all port A lines are configured as input during power-on or reset. Refer to 5.5 INPUT/
OUTPUT PROGRAMMING for a detailed description of I/O programming.
Section 1: Introduction
For More Information On This Product,
Go to: www.freescale.com
Page 3

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]