AD9577BCPZ-R7 Datasheet PDF

AD9577BCPZ-R7(Rev0) View Datasheet(PDF) - Analog Devices

Part Name

Description

Manufacturer

AD9577BCPZ-R7
(Rev.:Rev0)

Clock Generator with Dual PLLs, Spread Spectrum, and Margining

Analog Devices

AD9577BCPZ-R7 Datasheet PDF : 44 Pages

1 2 3 4 5 6 7 8 9 10 Next Last

Data Sheet

AD9577

SPECIFICATIONS

Typical (typ) is given for VS = 3.3 V, TA = 25°C, unless otherwise noted. Minimum (min) and maximum (max) values are given over full

VS (3.0 V to 3.6 V) and TA (−40°C to +85°C) variation. AC coupling capacitors of 0.1 μF used where appropriate. A Fox Electronics

FX532A 25 MHz crystal is used throughout, unless otherwise stated.

PLL1 CHARACTERISTICS

Table 1.

Parameter

NOISE CHARACTERISTICS

Phase Noise (106.25 MHz LVPECL Output)

At 1 kHz

At 10 kHz

At 100 kHz

At 1 MHz

At 10 MHz

At 30 MHz

Phase Noise (156.25 MHz LVPECL Output)

At 1 kHz

At 10 kHz

At 100 kHz

At 1 MHz

At 10 MHz

At 30 MHz

Phase Noise (625 MHz LVPECL Output)

At 1 kHz

At 10 kHz

At 100 kHz

At 1 MHz

At 10 MHz

At 30 MHz

Phase Noise (106.25 MHz LVDS Output)

At 1 kHz

At 10 kHz

At 100 kHz

At 1 MHz

At 10 MHz

At 30 MHz

Phase Noise (156.25 MHz LVDS Output)

At 1 kHz

At 10 kHz

At 100 kHz

At 1 MHz

At 10 MHz

At 30 MHz

Phase Noise (625 MHz LVDS Output)

At 1 kHz

At 10 kHz

At 100 kHz

At 1 MHz

At 10 MHz

At 30 MHz

Min Typ Max Unit

Test Conditions/Comments1

−121

−127

−128

−150

−156

−158

−117

−124

−147

−156

−105

−112

−135

−150

−119

−127

−128

−148

−156

−116

−124

−145

−155

−104

−111

−112

−134

−149

dBc/Hz

Na = 102, Vx = 4, Dx = 6, fPFD = 25 MHz

Na = 100, Vx = 4, Dx = 4, fPFD = 25 MHz

Na = 100, Vx = 2, Dx = 2, fPFD = 25 MHz

Na = 102, Vx = 4, Dx = 6, fPFD = 25 MHz

Na = 100, Vx = 4, Dx = 4, fPFD = 25 MHz

Na = 100, Vx = 2, Dx = 2, fPFD = 25 MHz

Rev. 0 | Page 3 of 44

Share Link: