DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AD9643(RevE) View Datasheet(PDF) - Analog Devices

Part Name
Description
Manufacturer
AD9643 Datasheet PDF : 36 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Data Sheet
AD9643
SPECIFICATIONS
ADC DC SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, maximum sample rate, VIN = −1.0 dBFS differential input, 1.75 V p-p full-scale input range,
duty cycle stabilizer (DCS) enabled, unless otherwise noted.
Table 1.
Parameter
RESOLUTION
ACCURACY
No Missing Codes
Offset Error
Gain Error
Differential Nonlinearity (DNL)
Integral Nonlinearity (INL)1
MATCHING CHARACTERISTIC
Offset Error
Gain Error
TEMPERATURE DRIFT
Offset Error
Gain Error
INPUT REFERRED NOISE
VREF = 1.75 V
ANALOG INPUT
Input Span
Input Capacitance2
Input Resistance3
Input Common-Mode Voltage
POWER SUPPLIES
Supply Voltage
AVDD
DRVDD
Supply Current
I1
AVDD
I1
DRVDD
POWER CONSUMPTION
Sine Wave Input (DRVDD = 1.8 V)
Standby Power4
Power-Down Power
Temperature
Full
AD9643-170
Min
Typ Max
14
AD9643-210
Min
Typ Max
14
AD9643-250
Min Typ Max
14
Full
Guaranteed
Guaranteed
Guaranteed
Full
±10
±10
±10
Full
+2/−6
+3/−5
±4
Full
±0.75
±0.75
±0.75
25°C
±0.25
±0.25
±0.25
Full
±1.8
±2
±3.5
25°C
±1.5
±1.5
±1.5
Full
±13
±13
±13
Full
±2.5/
−2/
−2.5/
+3.5
+3.5
+3.5
Full
±5
±5
±5
Full
±70
±80
±100
25°C
1.33
1.33
1.33
Full
1.75
1.75
1.75
Full
2.5
2.5
2.5
Full
20
20
20
Full
0.9
0.9
0.9
Full
1.7
1.8
1.9
1.7
1.8
1.9
1.7
1.8
1.9
Full
1.7
1.8
1.9
1.7
1.8
1.9
1.7
1.8
1.9
Full
196 250
217 265
256 275
Full
145 160
160 185
180 210
Full
614
680
785
Full
90
90
90
Full
10
10
10
Unit
Bits
mV
%FSR
LSB
LSB
LSB
LSB
mV
%FSR
ppm/°C
ppm/°C
LSB rms
V p-p
pF
kΩ
V
V
V
mA
mA
mW
mW
mW
1 Measured with a low input frequency, full-scale sine wave.
2 Input capacitance refers to the effective capacitance between one differential input pin and its complement.
3 Input resistance refers to the effective resistance between one differential input pin and its complement.
4 Standby power is measured with a dc input and the CLK pin inactive (that is, set to AVDD or AGND).
Rev. E | Page 3 of 36

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]