DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ADM1168(Rev0) View Datasheet(PDF) - Analog Devices

Part Name
Description
Manufacturer
ADM1168 Datasheet PDF : 28 Pages
First Prev 21 22 23 24 25 26 27 28
ADM1168
Block Read
In a block read operation, the master device reads a block of data
from a slave device. The start address for a block read must have
been set previously. In the ADM1168, this is done by a send byte
operation to set a RAM address, or a write byte/word operation to
set an EEPROM address. The block read operation itself consists of
a send byte operation that sends a block read command to the
slave, immediately followed by a repeated start and a read operation
that reads out multiple data bytes, as follows:
1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the
write bit (low).
3. The addressed slave device asserts ACK on SDA.
4. The master sends a command code that tells the slave
device to expect a block read. The ADM1168 command
code for a block read is 0xFD (1111 1101).
5. The slave asserts ACK on SDA.
6. The master asserts a repeat start condition on SDA.
7. The master sends the 7-bit slave address followed by the
read bit (high).
8. The slave asserts ACK on SDA.
9. The ADM1168 sends a byte-count data byte that tells the
master how many data bytes to expect. The ADM1168
always returns 32 data bytes (0x20), which is the maximum
allowed by the SMBus 1.1 specification.
10. The master asserts ACK on SDA.
11. The master receives 32 data bytes.
12. The master asserts ACK on SDA after each data byte.
13. The master asserts a stop condition on SDA to end the
transaction. See Figure 35.
Error Correction
The ADM1168 provides the option of issuing a packet error
checking (PEC) byte after a write to the RAM, a write to the
EEPROM, a block write to the RAM/EEPROM, or a block read
from the RAM/EEPROM. This option enables the user to verify
that the data received by or sent from the ADM1168 is correct.
The PEC byte is an optional byte sent after that last data byte has
been written to or read from the ADM1168. The protocol is the
same as a block read for Step 1 to Step 12 and then proceeds as
follows:
13. The ADM1168 issues a PEC byte to the master. The master
checks the PEC byte and issues another block read, if the
PEC byte is incorrect.
14. A no acknowledge (NACK) is generated after the PEC byte
to signal the end of the read.
15. The master asserts a stop condition on SDA to end the
transaction.
Note that the PEC byte is calculated using CRC-8. The frame
check sequence (FCS) conforms to CRC-8 by the polynomial
C(x) = x8 + x2 + x1 + 1
See the SMBus 1.1 specification for details.
An example of a block read with the optional PEC byte is shown
in Figure 36.
1
2
3
4
56 7
8 9 10 11 12
S
SLAVE
ADDRESS
W
A
COMMAND 0xFD
(BLOCK READ)
A
S
SLAVE
ADDRESS
RA
BYTE
COUNT
A
DATA
1
A
13
DATA
32
A
P
Figure 35. Block Read from the EEPROM or RAM
1
2
3
4
56 7
8 9 10 11 12
S
SLAVE
ADDRESS
W
A
COMMAND 0xFD
(BLOCK READ)
A
S
SLAVE
ADDRESS
RA
BYTE
COUNT
A
DATA
1
A
13 14 15
DATA
32
A PEC A P
Figure 36. Block Read from the EEPROM or RAM with PEC
Rev. 0 | Page 26 of 28

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]