ADP3153ARU View Datasheet(PDF) - Analog Devices
Part Name
Description
Manufacturer
ADP3153ARU Datasheet PDF : 12 Pages
| |||
ADP3153–SPECIFICATIONS (0؇C ≤ TA ≤ +70؇C, VCC = 12 V, VIN = 5 V, unless otherwise noted)
Parameter
Symbol Conditions
Min Typ Max Units
OUTPUT ACCURACY
1.8 V Output Voltage
2.8 V Output Voltage
3.5 V Output Voltage
VO
With Respect to Nominal
–1.0
Output Voltage (Figure 1)
–1.0
–1.0
1.0
%
1.0
%
1.0
%
OUTPUT VOLTAGE LINE
REGULATION
OUTPUT VOLTAGE LOAD
REGULATION
INPUT DC SUPPLY CURRENT1
Normal Mode
Shutdown
CURRENT SENSE THRESHOLD
VOLTAGE
VID PINS THRESHOLD
Low
High
∆VO
ILOAD = 10 A (Figure 2)
VIN = 4.75 V to 5.25 V
∆VO
(Figure 2)
200 mA < ILOAD < 14 A
IQ
VSD = 0.8 V
TA = +25°C, VSD = 2.0 V
V11–V10
V20, V1–V4
V10 Forced to VOUT – 3%
0.05
%
0.1
%
4.1
5.5
mA
140
250
µA
125 145
165
mV
0.6
V
2.0
V
VID PINS INPUT CURRENT
I20, I1–I4 VID = 0 V
110
220
µA
VID0–VID4 PULL-UP RESISTANCE
RVID
20
30
kΩ
CT PIN DISCHARGE CURRENT
I12
TA = +25°C
VOUT in Regulation
VOUT = 0 V
65
µA
2
10
µA
OFFTIME
tOFF
CT = 150 pF
1.8 2.45 3.2
µs
DRIVER OUTPUT TRANSITION
TIMES
tR, tF
CL = 7000 pF (Pins 16, 17)
TA = +25°C
120
200
ns
POSITIVE POWER GOOD TRIP POINT
VPWRGD
% Above Output Voltage
5
8
%
NEGATIVE POWER GOOD TRIP POINT
VPWRGD
% Below Output Voltage
–8
–5
%
POWER GOOD RESPONSE TIME
tPWRGD
500
µs
CROWBAR TRIP POINT
VCROWBAR % Above Output Voltage
9
15
24
%
ERROR AMPLIFIER OUTPUT
IMPEDANCE
ROERR
145
kΩ
ERROR AMPLIFIER
TRANSCONDUCTANCE
GMERR
2.2
mmho
ERROR AMPLIFIER MINIMUM
OUTPUT VOLTAGE
VCMPMIN V10 Forced to VOUT + 3%
0.8
V
ERROR AMPLIFIER MAXIMUM
OUTPUT VOLTAGE
VCMPMAX V10 Forced to VOUT – 3%
2.4
V
ERROR AMPLIFIER BANDWIDTH –3 dB BWERR
CMP = Open
500
kHz
LINEAR REGULATOR FEEDBACK
CURRENT
IFB
0.35 1
µA
LINEAR REGULATOR OUTPUT
VOLTAGE2
Figure 2
VO2
RPROG = 35K, R3 = 20K, IO2 = 1 A 3.24 3.30
3.38
V
SHUTDOWN (SD) PIN
Low Threshold
High Threshold
Input Current
SDL
SDH
SDIB
Part Active
Part in Shutdown
2.0
10
0.6
V
V
µA
NOTES
1Dynamic supply current is higher due to the gate charge being delivered to the external MOSFETS.
2The LDO is tested in a VOUT = 3.3 V configuration with the circuit shown in Figure 2. By selecting a different R PROG value, any output voltage above 1.20 V can
be set.
All limits at temperature extremes are guaranteed via correlation using standard quality control methods.
Specifications are subject to change without notice.
–2–
REV. 0
Share Link: 