AKD4345 View Datasheet(PDF) - Asahi Kasei Microdevices
Part Name
Description
Manufacturer
AKD4345 Datasheet PDF : 27 Pages
| |||
[AK4345]
■ De-emphasis Filter
A digital de-emphasis filter is available for 32, 44.1 or 48kHz sampling rates (tc = 50/15µs) and is controlled by DEM0
and DEM1. In double speed and quad speed mode, the digital de-emphasis filter is always off.
DEM1
0
0
1
1
DEM0
0
1
0
1
Mode
44.1kHz
OFF
48kHz
32kHz
(default)
Table 5. De-emphasis Filter Control (Normal Speed Mode)
■ Power-down
The AK4345 is placed in the power-down mode by bringing PDN pin = “L”. and the digital filter is reset at the same time.
This reset should always be done after power up.
PDN
(1)
Internal
State
D/A In
(Digital)
D/A Out
(Analog)
Normal Operation
Power-down
GD (2)
(4)
“0” data
(3)
Normal Operation
GD (2)
(4)
Clock In
MCLK, BICK, LRCK
(5) Don’t care
External
MUTE
(6)
Mute ON
Notes:
(1) PDN pin should be “L” for 19ms or more when an electrolytic capacitor 4.7μF is attached between VCOM pin and
VSS.
(2) The analog output corresponding to digital input has the group delay (GD).
(3) When PDN pin = “L”, the analog output is Hi-Z.
(4) Click noise occurs in 3 ∼ 4LRCK at both edges (↑ ↓) of PDN signal. This noise is output even if “0” data is input.
(5) The external clocks (MCLK, BICK and LRCK) can be stopped in the power down mode (PDN pin = “L”).
(6) Please mute the analog output externally if the click noise (4) influences system application. The timing example
is shown in this figure.
Figure 17. Power-down/up sequence example
MS0635-E-01
- 15 -
2010/09
Share Link: 