DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MCM72JG32 View Datasheet(PDF) - Motorola => Freescale

Part Name
Description
Manufacturer
MCM72JG32 Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CLK
ADSC
ADSP
A0 – A15
64K x 18 BurstRAM BLOCK DIAGRAM (See Note)
ADV
BURST LOGIC
Q0
A0
BINARY
COUNTER
Q1
CLR
A1
INTERNAL
A0ADDRESS
16
A1
64K x 18
MEMORY
ARRAY
ADDRESS
REGISTER
A1 – A0
2
A2 – A15
16
18
99
WRITE
UW
REGISTER
LW
DATA–IN
REGISTERS
E
G
9
DQ0 – DQ8
9
DQ9 – DQ17
ENABLE
REGISTER
9
9
DATA–OUT
REGISTERS
OUTPUT
BUFFER
NOTE: All registers are positive–edge triggered. The ADSC or ADSP signals control the duration of the burst and the start of the
next burst. When ADSP is sampled low, any ongoing burst is interrupted and a read (independent of CWE and ADSC) is
performed using the new external address. Alternatively, an ADSP–initiated two cycle WRITE can be performed by negating
both ADSP and ADSC and asserting LW and/or UW with valid data on the second cycle (see Single Write cycle in WRITE
CYCLES timing diagram). When ADSC is sampled low (and ADSP is sampled high), any ongoing burst is interrupted and
a read or write (dependent on CWE) is performed using the new external address. Chip enable (E) is sampled only when
a new base address is loaded. After the first cycle of the burst, ADV controls subsequent burst cycles. When ADV is sampled
low, the internal address is advanced prior to the operation. When ADV is sampled high, the internal address is not ad-
vanced, thus inserting a wait state into the burst sequence accesses. Upon completion of a burst, the address will wrap
around to its initial state. See BURST SEQUENCE TABLE. Write refers to either or both byte write enables (LW, UW).
64K x 18 BURST SEQUENCE TABLE (See Note)
External Address A15 – A2
A1
A0
1st Burst Address A15 – A2
A1
A0
2nd Burst Address A15 – A2
A1
A0
3rd Burst Address A15 – A2
A1
A0
NOTE: The burst wraps around to its initial state upon completion.
NOTE: The above BurstRAM Block Diagram and Burst Sequence Table apply specifically tothe 64K x 18 chip. The 32K x 18 chip is functionally
identical but has no A15.
MCM72JG32MCM72JG64
6
MOTOROLA FAST SRAM

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]