MCM64PE64 View Datasheet(PDF) - Motorola => Freescale
Part Name
Description
Manufacturer
MCM64PE64 Datasheet PDF : 16 Pages
| |||
PIN DESCRIPTIONS
160–Lead Card Edge Pin Locations
20, 21, 22, 23, 24, 26, 28, 29,
101, 102, 103, 104, 106, 108, 109, 110
30
114
18
9
89
16
91
116
11, 12, 13, 14, 92, 93, 94, 96
38, 40, 41, 42, 44, 45, 46, 47, 49, 50, 51,
53, 54, 55, 57, 58, 59, 61, 62, 63, 65, 66,
67, 69, 70, 71, 73, 74, 75, 77, 78, 79,
118, 120, 121, 122, 124, 125, 126, 127,
129, 130, 131, 133, 134, 135, 137, 138,
139, 141, 142, 143, 145, 146, 147, 149,
150, 151, 153, 154, 155, 157, 158, 159
31, 32
17
33, 34, 112, 113
100, 111
2, 3, 4, 5, 82, 83, 84, 85
8
87, 95, 105, 119, 132, 140, 148, 156
7, 15, 25, 39, 52, 60, 68, 76
1, 10, 19, 27, 35, 37, 43, 48, 56, 64, 72,
80, 81, 90, 99, 107, 115, 117, 123, 128,
136, 144, 152, 160
6, 36, 86, 88, 97, 98
Symbol
A3 – A18
ADSP
BOSEL
BWE
CADS
CADV
CCS
CG
CLK0
CWE0 –
CWE7
DQ0 –
DQ63
ECS1,
ECS2
GWE
PD0 –
PD3
RSVD
TIO0 –
TIO7
TWE
VCC5
VDD3
VSS
NC
Type
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Description
Address Inputs: These inputs are registered into data RAMs and must
meet setup and hold times. The tag RAM addresses are not registered.
Address Status Processor: Initiates READ, WRITE, or chip deselect
cycle (Exception — chip deselect does not occur when ADSP is
asserted and CCS is high.
Burst Order Select: NC for interleaved burst counter. Tie to ground for
linear burst counter.
Byte Write Enable: To be used in future modules.
Cache Address Status: Initiates READ, WRITE, or chip deselect cycle.
Cache Burst Advance: Increments address count in accordance with
interleaved count style.
Chip Select: Active low chip enable for data RAMs.
Cache Output Enable: Active low asynchronous input.
Low — enables output buffers (DQ pins)
High — DQx pins are high impedance.
Clock: This signal registers the address, data in, and all control signals
except CG.
Cache Data Byte Write Enable: Active low write signal for data RAMs.
I/O Synchronous Data I/O:
Drives data out of data RAMs during READ cycles.
Stores data to data RAMs during WRITE cycles.
Input Expansion Chip Select.
Input
—
Global Write Enable: To be used in future modules.
Presence Detect: See Presence Detect Table.
— No Connection: Reserved for future use.
I/O Tag RAM I/O:
Drives data out during tag compare cycles.
Stores data to tag RAM during tag WRITE cycles.
Input Tag Write Enable: Active low write signal for tag RAMs.
Supply Power Supply: 5.0 V ± 5%.
Supply Power Supply: 3.3 V + 10%, – 5%.
Supply Ground.
— No Connection: There is no connection to the module.
MOTOROLA FAST SRAM
MCM64PE32•MCM64PE64
5
Share Link: 