CAT25C08LA View Datasheet(PDF) - Catalyst Semiconductor => Onsemi
Part Name
Description
Manufacturer
CAT25C08LA Datasheet PDF : 16 Pages
| |||
CAT25C08/16
and the 25C08/16. Opcodes, byte addresses, or data
present on the SI pin are latched on the rising edge of the
SCK. Data on the SO pin is updated on the falling edge
of the SCK for SPI modes (0,0 & 1,1) .
CS: Chip Select
CS is the Chip select pin. CS low enables the CAT25C08/
16 and CS high disables the CAT25C08/16. CS high
takes the SO output pin to high impedance and forces
the devices into a Standby Mode (unless an internal
write operation is underway) The CAT25C08/16 draws
ZERO current in the Standby mode. A high to low
transition on CS is required prior to any sequence being
initiated. A low to high transition on CS after a valid write
sequence is what initiates an internal write cycle.
BYTE ADDRESS
Device
CAT25C08
CAT25C16
Address Significant Bits
A9 - A0
A10 - A0
STATUS REGISTER
7
6
5
4
WPEN
0
1
0
Address Don't Care Bits
A15 - A10
A15 - A11
# Address Clock Pulse
16
16
3
2
1
0
BP1
BP0
WEL
RDY
BLOCK PROTECTION BITS
Status Register Bits
BP1
BP0
0
0
0
1
1
0
1
1
Array Address
Protected
None
25C08: 0300-03FF
25C16: 0600-07FF
25C08: 0200-03FF
25C16: 0400-07FF
25C08: 0000-03FF
25C16: 0000-07FF
Protection
No Protection
Quarter Array Protection
Half Array Protection
Full Array Protection
WRITE PROTECT ENABLE OPERATION
WPEN
0
0
1
1
X
X
WP
X
X
Low
Low
High
High
WEL
0
1
0
1
0
1
Protected
Blocks
Protected
Protected
Protected
Protected
Protected
Protected
Unprotected
Blocks
Protected
Writable
Protected
Writable
Protected
Writable
Status
Register
Protected
Writable
Protected
Protected
Protected
Writable
© 2006 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
5
Doc. No. 1016, Rev. C
Share Link: 