CDB5364 View Datasheet(PDF) - Cirrus Logic
Part Name
Description
Manufacturer
CDB5364 Datasheet PDF : 42 Pages
| |||
CS5364
Stand-Alone Mode
CLKMODE
34
DIF1
37
DIF0
38
M1
39
M0
40
MDIV
42
Control Port Mode
CLKMODE
34
AD1/CDIN
37
AD0/CS
38
SCL/CCLK
39
SDA/CDOUT
40
MDIV
42
CLKMODE (Input) - Setting this pin HIGH places a divide-by-1.5 circuit in the MCLK path to the
core device circuitry.
DIF1, DIF0 (Input) - Sets the serial audio interface format.
Mode Selection (Input) - Determines the operational mode of the device.
MCLK Divider (Input) - Setting this pin HIGH places a divide-by-2 circuit in the MCLK path to the
core device circuitry.
CLKMODE (Input) - This pin is ignored in Control Port Mode and the same functionality is
obtained from the corresponding bit in the Global Control Register. Note: Should be connected
to GND when using the part in Control Port Mode.
I²C Format, AD1 (Input) - Forms the device address input AD[1].
SPI Format, CDIN (Input) - Becomes the input data pin.
I²C Format, AD0 (Input) - Forms the device address input AD[0].
SPI Format, CS (Input) - Acts as the active low chip select input.
I²C Format, SCL (Input) – Serial clock for the serial control port. An external pull-up resistor is
required for I²C control port operation.
SPI Format, CCLK (Input) – Serial clock for the serial control port.
I²C Format SDA (Input/Output) - Acts as an input/output data pin. An external pull-up resistor is
required for I²C control port operation.
SPI Format CDOUT (Output) - Acts as an output only data pin.
MCLK Divider (Input) - This pin is ignored in Control Port Mode, and the same functionality is
obtained from the corresponding bit in the Global Control Register.
Note: Should be connected to GND when using the part in Control Port Mode.
8
DS625F4
Share Link: 