CLM4426EY View Datasheet(PDF) - Calogic, LLC
Part Name
Description
Manufacturer
CLM4426EY Datasheet PDF : 4 Pages
| |||
CLM4426 / CLM4427 / CLM4428
CORPORATION
ABSOLUTE MAXIMUM RATINGS
Supply Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +22V
Input Voltage, IN A or IN B. . . . . . . . . VDD+0.3V to GND-5.0V
Maximum Chip Temperature . . . . . . . . . . . . . . . . . . . . +150oC
Storage Temperature Range . . . . . . . . . . . . . -65oC to +150oC
Lead Temperature (Soldering, 10 sec) . . . . . . . . . . . . +300oC
Package Thermal Resistance
PDIP RθJ-A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125oC/W
PDIP RθJ-C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42oC/W
SOIC RθJ-A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 250oC/W
SOIC RθJ-C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75oC/W
Operating Temperature Range
C Version . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0oC to +70oC
E Version . . . . . . . . . . . . . . . . . . . . . . . . . . . -40oC to +85oC
Power Dissipation
Plastic. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000mW
SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500mW
Static-sensitive device. Unused devices must be stored in conductive
material. Protect devices from static discharge and static fields.
Stresses above those listed under "Absolute Maximum Ratings" may
cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other
conditions above those indicated in the operation sections of the
specifications is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
1000
800
PACKAGE POWER
DISSIPATION
PDIP
SLOPE = –8mW/˚C
600
400
200 SOIC
SLOPE = –4mW/˚C
0
25 50 75 100 125 150
AMBIENT TEMPERATURE (˚C)
1B-38
ELECTRICAL CHARACTERISTICS TA = +25oC with 4.5V ≤ VDD ≤ 18V, unless otherwise specified.
SYMBOL
PARAMETER
MIN
TYP
MAX
UNIT
TEST CONDITIONS
INPUT
VIH
Logic 1 High Input Voltage
VIL
Logic 0 Low Input Voltage
IIN
Input Current
OUTPUT
2.4
-
-
V
-
-
0.8
V
-1
-
1
µA
0V ≤ VIN ≤ VDD
VOH
High Output Voltage
VOL
Low Output Voltage
RO
Output Resistance
IPK
Peak Output Current
IREV
Latch-Up Protection
Withstand Reverse Current
SWITCHING TIME (Note 1)
VDD-0.025
-
-
-
-
7
-
1.5
>0.5
-
-
0.025
10
-
-
V
V
Ω
VDD = 18V, IO = 10mA
A
A
Duty Cycle ≤ 2%
t ≤ 300µs
tR
Rise Time
tF
Fall Time
tD1
Delay Time
tD2
Delay Time
POWER SUPPLY
-
25
30
ns Figure 1
-
25
30
ns Figure 1
-
-
30
ns Figure 1
-
-
50
ns Figure 1
IS
Power Supply Current
-
-
4.5
mA VIN = 3V (Both Inputs)
-
-
0.4
mA VIN = 0V (Both Inputs)
Note: 1. Switching times are guaranteed by design.
CALOGIC CORPORATION, 237 Whitney Place, Fremont, California 94539, Telephone: 510-656-2900, FAX: 510-651-3025
Share Link: 