CDB5351 View Datasheet(PDF) - Cirrus Logic

Part Name

Description

Manufacturer

CDB5351

108 dB, 192 kHz, Multi-bit Audio A/D Converter

Cirrus Logic 

4. APPLICATIONS

CS5351

4.1 Operational Mode/Sample Rate Range Select

The output sample rate, Fs, can be adjusted from 2 kHz to 204 kHz. The CS5351 must be set to the proper

speed mode via the mode pins, M1 and M0. Refer to Table 1.

M1 (Pin 14)

0

0

1

1

M0 (Pin 13)

0

1

0

1

4.2 System Clocking

MODE

Single-Speed Mode

Double-Speed Mode

Quad-Speed Mode

Reserved

Output Sample Rate (Fs)

2 kHz - 51 kHz

50 kHz - 102 kHz

100 kHz - 204 kHz

Table 1. CS5351 Mode Control

The device supports operation in either Master Mode, where the left/right and serial clocks are synchronous-

ly generated on-chip, or Slave Mode, which requires external generation of the left/right and serial clocks.

The device also includes a master clock divider in Master Mode where the master clock will be internally

divided prior to any other internal circuitry when MDIV is enabled, set to logic 1. In Slave Mode, the MDIV

pin needs to be disabled, set to logic 0.

4.2.1

Slave Mode

LRCK and SCLK operate as inputs in Slave Mode. The left/right clock must be synchronously derived

from the master clock and be equal to Fs. It is also recommended that the serial clock be synchronously

derived from the master clock and be equal to 64x Fs to maximize system performance. Refer to Table 2

for required clock ratios.

MCLK/LRCK Ratio

SCLK/LRCK Ratio

Single-Speed Mode

Fs = 2 kHz to 51 kHz

Double-Speed Mode

Fs = 50 kHz to 102 kHz

256x, 512x

128x, 256x

32x, 64x, 128x

32x, 64x

Table 2. CS5351 Slave Mode Clock Ratios

Quad-Speed Mode

Fs = 100 kHz to 204 kHz

128x

32x, 64x

16

DS565F2

Share Link: