DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MXED101TP View Datasheet(PDF) - Clare Inc => IXYS

Part Name
Description
Manufacturer
MXED101TP
Clare
Clare Inc => IXYS Clare
MXED101TP Datasheet PDF : 14 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MXED101
Functional Description (continued)
Output Current Turn-Off Control
The SWC input signal controls turn-off of the driver outputs. When the SWC signal is high, each output is switched
to ground when the data count is matched and simultaneously disables the current source. When SWC is low, each
output remains in a tri-state condition from when the current source is disabled until the counter equals 63.
SDM Function
The SDM1 and SDM0 inputs determine how the A, B, and C display output banks are configured. They may also be
used to generate special effects in the display. When the SDM signals are open or high, the MXED101 is in its nor-
mal operating mode (stripe mode). The SDM mapping to screen configuration is updated each time LE goes high
and is as follows:
SDM1
1
1
0
0
SDM0
1
0
1
0
Mode
Stripe
Diagonal
Mosaic Intv
Mosaic
Line 1
ABC
ABC
BCA
ABC
Line 2
ABC
CAB
BCA
BCA
Line 3
ABC
BCA
BCA
ABC
Line 4
ABC
ABC
BCA
BCA
Line 5
ABC
CAB
BCA
ABC
Line 6
ABC
BCA
BCA
BCA
Note: there is no effect on the DA, DB, DC data buses and which banks they load. Under all SDM1, 0 conditions, DA loads banks 1,4,7,…,190, DB loads banks 2,5,8,…,191, and DC loads banks 3,6,9,…,192.
Rev. 9
www.clare.com
7

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]