DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CY7C017AV View Datasheet(PDF) - Cypress Semiconductor

Part Name
Description
Manufacturer
CY7C017AV
Cypress
Cypress Semiconductor Cypress
CY7C017AV Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CY7C138AV/144AV/006AV
CY7C139AV/145AV/016AV
CY7C007AV/017AV
AC Test Loads and Waveforms
3.3V
OUTPUT
C = 30 pF
R1 = 590
R2 = 435
OUTPUT
RTH = 250
C = 30 pF
OUTPUT
VTH = 1.4V
C = 5 pF
3.3V
R1 = 590
R2 = 435
(a) Normal Load (Load 1)
3.0V
GND
(b) Thévenin Equivalent (Load 1)
ALL INPUT PULSES
10% 90%
90%
10%
3 ns
3 ns
(c) Three-State Delay (Load 2)
(Used for tLZ, tHZ, tHZWE & tLZWE
including scope and jig)
.
Switching Characteristics Over the Operating Range[15]
CY7C138AV/144AV/006AV
CY7C139AV/145AV/016AV
CY7C007AV/017AV
-20
-25
Parameter
Description
Min. Max. Min. Max.
Unit
READ CYCLE
tRC
tAA
tOHA
tACE[16]
tDOE
tLZOE[17, 18, 19]
tHZOE[17, 18, 19]
tLZCE[17, 18, 19]
tHZCE[17, 18, 19]
tPU[19]
tPD[19]
WRITE CYCLE
Read Cycle Time
Address to Data Valid
Output Hold From Address Change
CE LOW to Data Valid
OE LOW to Data Valid
OE Low to Low Z
OE HIGH to High Z
CE LOW to Low Z
CE HIGH to High Z
CE LOW to Power-Up
CE HIGH to Power-Down
20
25
ns
20
25
ns
3
3
ns
20
25
ns
12
13
ns
3
3
ns
12
15
ns
3
3
ns
12
15
ns
0
0
ns
20
25
ns
tWC
tSCE[16]
Write Cycle Time
CE LOW to Write End
20
25
ns
16
20
ns
tAW
Address Valid to Write End
16
20
ns
tHA
tSA[16]
Address Hold From Write End
Address Set-Up to Write Start
0
0
ns
0
0
ns
tPWE
Write Pulse Width
16
20
ns
tSD
Data Set-Up to Write End
12
15
ns
Notes:
15. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
IOI/IOH and 30-pF load capacitance.
16. To access RAM, CE=L, SEM=H. To access semaphore, CE=H and SEM=L. Either condition must be valid for the entire tSCE time.
17. At any given temperature and voltage condition for any given device, tHZCE is less than tLZCE and tHZOE is less than tLZOE.
18. Test conditions used are Load 3.
19. This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with
Busy waveform.
Document #: 38-06051 Rev. *C
Page 8 of 20

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]