DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CY7C107D View Datasheet(PDF) - Cypress Semiconductor

Part Name
Description
Manufacturer
CY7C107D
Cypress
Cypress Semiconductor Cypress
CY7C107D Datasheet PDF : 14 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Switching Characteristics (Over the Operating Range) [6]
Parameter
Description
Read Cycle
tpower [7]
VCC(typical) to the first access
tRC
Read cycle time
tAA
Address to data valid
tOHA
Data hold from address change
tACE
tLZCE
tHZCE
tPU [10]
tPD [10]
Write Cycle [11]
CE LOW to data valid
CE LOW to Low Z [8]
CE HIGH to High Z [8, 9]
CE LOW to power-up
CE HIGH to power-down
tWC
tSCE
tAW
tHA
tSA
tPWE
tSD
tHD
tLZWE
tHZWE
Write cycle time
CE LOW to write end
Address set-up to write end
Address hold from write end
Address set-up to write start
WE pulse width
Data set-up to write end
Data hold from write end
WE HIGH to Low Z [8]
WE LOW to High Z [8, 9]
CY7C107D
CY7C1007D
7C107D-10
7C1007D-10
Unit
Min
Max
100
s
10
ns
10
ns
3
ns
10
ns
3
ns
5
ns
0
ns
10
ns
10
ns
7
ns
7
ns
0
ns
0
ns
7
ns
6
ns
0
ns
3
ns
6
ns
Notes
6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
IOL/IOH and 30-pF load capacitance.
7. tPOWER gives the minimum amount of time that the power supply should be at typical VCC values until the first memory access can be performed.
8. At any given temperature and voltage condition, tHZCE is less than tLZCE and tHZWE is less than tLZWE for any given device.
9. thHigZhCEimapneddtaHnZcWeEsataretes. pecified with a load capacitance of 5 pF as in part (c) of “AC Test Loads and Waveforms [5]” on page 5. Transition is measured when the outputs enter a
10. This parameter is guaranteed by design and is not tested.
11. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these
signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
Document #: 38-05469 Rev. *H
Page 6 of 14
[+] Feedback

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]