CY7C1020B-12VXC View Datasheet(PDF) - Cypress Semiconductor
Part Name
Description
Manufacturer
CY7C1020B-12VXC Datasheet PDF : 9 Pages
| |||
CY7C1020B
AC Test Loads and Waveforms
R 481Ω
5V
R 481Ω
5V
OUTPUT
OUTPUT
30 pF
R2
255Ω
5 pF
INCLUDING
JIG AND
SCOPE
(a)
Equivalent to: THÉVENIN
INCLUDING
JIG AND
SCOPE
(b)
167
OUTPUT
EQUIVALENT
30 pF
R2
255Ω
1.73V
3.0V
GND
ALL INPUT PULSES
90%
90%
10%
10%
Rise Time: 1 V/ns
Fall Time: 1 V/ns
Switching Characteristics[5] Over the Operating Range
Parameter
Read Cycle
Description
CY7C1020B-12
Min.
Max.
CY7C1020B-15
Min.
Max.
Unit
tRC
tAA
tOHA
tACE
tDOE
tLZOE
tHZOE
tLZCE
tHZCE
tPU
tPD
tDBE
tLZBE
tHZBE
Write Cycle[8]
Read Cycle Time
Address to Data Valid
Data Hold from Address Change
CE LOW to Data Valid
OE LOW to Data Valid
OE LOW to Low Z[6]
OE HIGH to High Z[6, 7]
CE LOW to Low Z[6]
CE HIGH to High Z[6, 7]
CE LOW to Power-Up
CE HIGH to Power-Down
Byte Enable to Data Valid
Byte Enable to Low Z
Byte Disable to High Z
12
15
ns
12
15
ns
3
3
ns
12
15
ns
6
7
ns
0
0
ns
6
7
ns
3
3
ns
6
7
ns
0
0
ns
12
15
ns
6
7
ns
0
0
ns
6
7
ns
tWC
Write Cycle Time
12
15
ns
tSCE
CE LOW to Write End
9
10
ns
tAW
Address Set-Up to Write End
8
10
ns
tHA
Address Hold from Write End
0
0
ns
tSA
Address Set-Up to Write Start
0
0
ns
tPWE
WE Pulse Width
8
10
ns
tSD
Data Set-Up to Write End
6
8
ns
tHD
Data Hold from Write End
0
0
ns
tLZWE
WE HIGH to Low Z[6]
3
3
ns
tHZWE
WE LOW to High Z[6, 7]
6
7
ns
tBW
Byte Enable to End of Write
8
9
ns
Notes:
5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
IOL/IOH and 30-pF load capacitance.
6. At any given temperature and voltage condition, tHZCE is less than tLZCE, tHZOE is less than tLZOE, and tHZWE is less than tLZWE for any given device.
7. tHZOE, tHZBE, tHZCE, and tHZWE are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
8. The internal write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE / BLE LOW. CE, WE and BHE / BLE must be LOW to initiate a write,
and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
Document #: 38-05171 Rev. *C
Page 3 of 9
[+] Feedback
Share Link: 