DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CY7C1032-8 View Datasheet(PDF) - Cypress Semiconductor

Part Name
Description
Manufacturer
CY7C1032-8
Cypress
Cypress Semiconductor Cypress
CY7C1032-8 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CY7C1031
CY7C1032
AC Test Loads and Waveforms
OUTPUT
Z0 = 50
RL = 50
VL =1.5V
(a)
VCCQ
OUTPUT
5 pF
INCLUDING
JIGAND
SCOPE
R1
3.0V
R2
10%
GND
3 ns
(b)[8]
10313
ALL INPUT PULSES
90%
90%
10%
3 ns
10314
Switching Characteristics Over the Operating Range[9]
7C1031-8
7C1032-8
7C1031-10
7C1032-10
7C1031-12
7C1032-12
Parameter
Description
Min. Max. Min. Max. Min. Max. Unit
tCYC
Clock Cycle Time
15[10]
20
20
ns
tCH
Clock HIGH
5
8
8
ns
tCL
Clock LOW
5
8
8
ns
tAS
Address Set-Up Before CLK Rise
2.5
2.5
2.5
ns
tAH
Address Hold After CLK Rise
0.5
0.5
0.5
ns
tCDV
Data Output Valid After CLK Rise
8.5
10
12 ns
tDOH
Data Output Hold After CLK Rise
3
3
3
ns
tADS
ADSP, ADSC Set-Up Before CLK Rise
2.5
2.5
2.5
ns
tADSH
ADSP, ADSC Hold After CLK Rise
0.5
0.5
0.5
ns
tWES
WH, WL Set-Up Before CLK Rise
2.5
2.5
2.5
ns
tWEH
WH, WL Hold After CLK Rise
0.5
0.5
0.5
ns
tADVS
ADV Set-Up Before CLK Rise
2.5
2.5
2.5
ns
tADVH
ADV Hold After CLK Rise
0.5
0.5
0.5
ns
tDS
Data Input Set-Up Before CLK Rise
2.5
2.5
2.5
ns
tDH
Data Input Hold After CLK Rise
0.5
0.5
0.5
ns
tCSS
Chip Select Set-Up
2.5
2.5
2.5
ns
tCSH
tCSOZ
tEOZ
Chip Select Hold After CLK Rise
Chip Select Sampled to Output High Z[11]
OE HIGH to Output High Z[11]
0.5
0.5
0.5
ns
2
6
2
6
2
7
ns
2
6
2
6
2
7
ns
tEOV
tWEOZ
tWEOV
OE LOW to Output Valid
WH or WL Sampled LOW to Output High Z[11, 12]
WH or WL Sampled HIGH to Output Valid[12]
5
5
6
ns
5
6
7
ns
8.5
10
12 ns
Notes:
8. Resistor values for VCCQ = 5V are: R1 = 1179and R2 = 868. Resistor values for VCCQ = 3.3V are R1 = 317and R2 = 348.
9. Unless otherwise noted, test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output
loading of the specified IOL/IOH and load capacitance. Shown in (a) and (b) of AC Test Loads.
10. Do not use the burst mode, if device operates at a frequency above 50 MHz.
11. tCSOZ, tEOZ, and tWEOZ are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ± 500 mV from steady-state voltage.
12. At any given voltage and temperature, tWEOZ min. is less than tWEOV min.
6

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]