CY7C1353G(2007) View Datasheet(PDF) - Cypress Semiconductor
Part Name
Description
Manufacturer
CY7C1353G
(Rev.:2007)
(Rev.:2007)
Cypress Semiconductor
CY7C1353G Datasheet PDF : 13 Pages
| |||
Switching Characteristics Over the Operating Range [17, 18]
Parameter
tPOWER
Clock
tCYC
tCH
tCL
Output Times
tCDV
tDOH
tCLZ
tCHZ
tOEV
tOELZ
tOEHZ
Setup Times
tAS
tALS
tWES
tCENS
tDS
tCES
Hold Times
tAH
tALH
tWEH
tCENH
tDH
tCEH
Description
VDD(Typical) to the first Access[13]
Clock Cycle Time
Clock HIGH
Clock LOW
Data Output Valid After CLK Rise
Data Output Hold After CLK Rise
Clock to Low-Z[14, 15, 16]
Clock to High-Z[14, 15, 16]
OE LOW to Output Valid
OE LOW to Output Low-Z[14, 15, 16]
OE HIGH to Output High-Z[14, 15, 16]
Address Setup Before CLK Rise
ADV/LD Setup Before CLK Rise
WE, BWX Setup Before CLK Rise
CEN Setup Before CLK Rise
Data Input Setup Before CLK Rise
Chip Enable Setup Before CLK Rise
Address Hold After CLK Rise
ADV/LD Hold after CLK Rise
WE, BWX Hold After CLK Rise
CEN Hold After CLK Rise
Data Input Hold After CLK Rise
Chip Enable Hold After CLK Rise
CY7C1353G
–133
Min
Max
1
–100
Min
Max Unit
1
ms
7.5
10
ns
2.5
4.0
ns
2.5
4.0
ns
6.5
8.0
ns
2.0
2.0
ns
0
0
ns
3.5
3.5
ns
3.5
3.5
ns
0
0
ns
3.5
3.5
ns
1.5
2.0
ns
1.5
2.0
ns
1.5
2.0
ns
1.5
2.0
ns
1.5
2.0
ns
1.5
2.0
ns
0.5
0.5
ns
0.5
0.5
ns
0.5
0.5
ns
0.5
0.5
ns
0.5
0.5
ns
0.5
0.5
ns
Notes:
13.This part has a voltage regulator internally; tPOWER is the time that the power needs to be supplied above VDD minimum initially before a read or write operation
can be initiated.
14.tCHZ, tCLZ,tOELZ, and tOEHZ are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
15.At any voltage and temperature, tOEHZ is less than tOELZ and tCHZ is less than tCLZ to eliminate bus contention between SRAMs when sharing the same data
bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to
achieve tri-state prior to Low-Z under the same system conditions.
16.This parameter is sampled and not 100% tested.
17.Timing reference level is 1.5V when VDDQ=3.3V and is 1.25V when VDDQ=2.5V.
18.Test conditions shown in (a) of AC Test Loads, unless otherwise noted.
Document #: 38-05515 Rev. *E
Page 9 of 13
Share Link: