DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

DSP56307UM View Datasheet(PDF) - Motorola => Freescale

Part Name
Description
Manufacturer
DSP56307UM
Motorola
Motorola => Freescale Motorola
DSP56307UM Datasheet PDF : 156 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
Signals/Connections
Enhanced Synchronous Serial Interface 0
Table 1-11 Enhanced Synchronous Serial Interface 0 (Continued)
Signal Name
Type
SC02
Input/
Output
PC2
Input or
Output
State During
Reset
Signal Description
Input
Serial Control Signal 2ÑSC02 is used for frame
sync I/O. SC02 is the frame sync for both the
transmitter and receiver in synchronous mode,
and for the transmitter only in asynchronous
mode. When configured as an output, this
signal is the internally generated frame sync
signal. When configured as an input, this signal
receives an external frame sync signal for the
transmitter (and the receiver in synchronous
operation).
Port C 2ÑThe default configuration following
reset is GPIO input PC2. When configured as
PC2, signal direction is controlled through
PRR0. The signal can be configured as an ESSI
signal SC02 through PCR0.
SCK0
Input/
Output
Input
Note: This signal has a weak keeper to maintain the last
state even if all drivers are tri-stated.
Serial ClockÑSCK0 is a bidirectional
Schmitt-trigger input signal providing the serial
bit rate clock for the ESSI. The SCK0 is a clock
input or output, used by both the transmitter
and receiver in synchronous modes or by the
transmitter in asynchronous modes.
Although an external serial clock can be
independent of and asynchronous to the DSP
system clock, it must exceed the minimum clock
cycle time of 6T (i.e., the system clock frequency
must be at least three times the external ESSI
clock frequency). The ESSI needs at least three
DSP phases inside each half of the serial clock.
PC3
Input or
Output
Port C 3ÑThe default configuration following
reset is GPIO input PC3. When configured as
PC3, signal direction is controlled through
PRR0. The signal can be configured as an ESSI
signal SCK0 through PCR0.
Note: This signal has a weak keeper to maintain the last
state even if all drivers are tri-stated.
Not Recommended for New Design
MOTOROLA
DSP56307 Technical Data
1-21

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]