DSP56002RC40 View Datasheet(PDF) - Motorola => Freescale
Part Name
Description
Manufacturer
DSP56002RC40 Datasheet PDF : 110 Pages
| |||
Design Considerations
Host Port Considerations
HOST PORT CONSIDERATIONS
Careful synchronization is required when reading multibit registers that are written
by another asynchronous system. This is a common problem when two
asynchronous systems are connected. The situation exists in the host interface. The
following paragraphs present considerations for proper operation.
Host Programming Considerations
UNSYNCHRONIZED READING OF RECEIVE BYTE REGISTERS
When reading receive byte registers (RXH, RXM, and RXL) the host programmer
should use interrupts or poll the RXDF flag that indicates that data is available. This
assures that the data in the receive byte registers will be stable.
OVERWRITING TRANSMIT BYTE REGISTERS
The host programmer should not write to the transmit byte registers (TXH, TXM, and
TXL) unless the TXDE bit is set indicating that the transmit byte registers are empty.
This guarantees that the transmit byte registers will transfer valid data to the HRX
register.
SYNCHRONIZATION OF STATUS BITS FROM DSP TO HOST
HC, HREQ, DMA, HF3, HF2, TRDY, TXDE, and RXDF status bits are set or cleared
from inside the DSP and read by the host processor. The host can read these status
bits very quickly without regard to the clock rate used by the DSP, but the possibility
exists that the state of the bit could be changing during the read operation. This is
generally not a system problem, since the bit will be read correctly in the next pass of
any host polling routine.
Note: Refer to DSP56002 User’s Manual sections describing the I/O Interface and
Host/DMA Interface Programming Model for descriptions of these status
bits.
OVERWRITING THE HOST VECTOR
The Host programmer should change the Host Vector register only when the Host
Command bit (HC) is clear. This change guarantees that the DSP interrupt control
logic will receive a stable vector.
4-6
DSP56002/D, Rev. 3
MOTOROLA
Share Link: 