DSP56166 View Datasheet(PDF) - Motorola => Freescale

Part Name

Description

Manufacturer

DSP56166

16-bit General Purpose Digital Signal Processor

Motorola => Freescale 

PRELIMINARY - 6/15/93

AC Electrical Characteristics

— Reset, Stop, Wait, Mode Select, and Interrupt Timing (Continued)

(Vdd = 5.0 Vdc +/- 10%, TJ = -40 to +125 °C, CL = 50 pF + 1 TTL Load).

Num

Characteristics

60MHz

Unit

Min

Max

21 Delay from General-Purpose Out-

put Valid Caused by the Execution

of the First Interrupt Instruction to

IRQA, IRQB, IRQC Deassertion for

Level Sensitive Fast Interrupts — If

2nd Interrupt Instruction is:

Single Cycle

(see note 2)

Two Cycles

—

cyc- ns

26

—

3cyc- ns

26

22 Synchronous setup time from

0

IRQA, IRQB, IRQC assertion to

Synchronous falling edge of CLKO

(see note 5, 6)

1

ns

23 Falling Edge of CLKO to First Inter-

rupt Vector Address Out Valid after

Synchronous recovery from Wait

State (see Note 3, 5)

27T+

3

27T+ ns

16

24 IRQA Width Assertion to Recover

from STOP State(see note 4)

3.6

— ns

25 Delay from IRQA Assertion to Fetch

of first instruction (exiting STOP)

OMR bit 6 = 0 524303T — ns

(see note1,3)

+3

OMR bit 6 = 1

47T+3

— ns

28 Duration for Level Sensitive IRQA

Assertion to Cause the Fetch of

First IRQA Interrupt Instruction

(exiting STOP)

(see note1,3)

OMR bit 6 = 0 524303T — ns

OMR bit 6 = 1

47T

— ns

29 Delay from Level Sensitive IRQA

Assertion to First Interrupt Vector

Address Out Valid (exiting STOP)

(see note1, 3)

OMR bit 6 = 0 524303T — ns

+3

OMR bit 6 = 1 47T+3

— ns

Notes:

1. Circuit stabilization delay is required during reset when using an external clock in two cases:

1) after power-on reset, and

2) when recovering from Stop mode.

15

DSP56166 Technical Data Sheet

MOTOROLA

Share Link: