DSP56367P View Datasheet(PDF) - Freescale Semiconductor

Part Name

Description

Manufacturer

DSP56367P

24-Bit Audio Digital Signal Processor

Freescale Semiconductor 

Power

2.2 Power

Table 2-2 Power Inputs

Power Name

Description

VCCP

VCCQL (4)

VCCQH (3)

PLL Power—VCCP is VCC dedicated for PLL use. The voltage should be well-regulated and the input should

be provided with an extremely low impedance path to the VCC power rail. There is one VCCP input.

Quiet Core (Low) Power—VCCQL is an isolated power for the internal processing logic. This input must be

tied externally to all other VCCQL power pins and the VCCP power pin only. Do not tie with other power pins.

The user must provide adequate external decoupling capacitors. There are four VCCQL inputs.

Quiet External (High) Power—VCCQH is a quiet power source for I/O lines. This input must be tied externally

to all other chip power inputs.The user must provide adequate decoupling capacitors. There are three VCCQH

inputs.

VCCA (3)

VCCD (4)

VCCC (2)

VCCH

Address Bus Power—VCCA is an isolated power for sections of the address bus I/O drivers. This input must

be tied externally to all other chip power inputs. The user must provide adequate external decoupling

capacitors. There are three VCCA inputs.

Data Bus Power—VCCD is an isolated power for sections of the data bus I/O drivers. This input must be tied

externally to all other chip power inputs. The user must provide adequate external decoupling capacitors.

There are four VCCD inputs.

Bus Control Power—VCCC is an isolated power for the bus control I/O drivers. This input must be tied

externally to all other chip power inputs. The user must provide adequate external decoupling capacitors.

There are two VCCC inputs.

Host Power—VCCH is an isolated power for the HDI08 I/O drivers. This input must be tied externally to all

other chip power inputs. The user must provide adequate external decoupling capacitors. There is one VCCH

input.

VCCS (2)

SHI, ESAI, ESAI_1, DAX and Timer Power —VCCS is an isolated power for the SHI, ESAI, ESAI_1, DAX

and Timer. This input must be tied externally to all other chip power inputs. The user must provide adequate

external decoupling capacitors. There are two VCCS inputs.

2.3 Ground

Table 2-3 Grounds

Ground Name

Description

GNDP

GNDQ (4)

GNDA (4)

GNDD (4)

PLL Ground—GNDP is a ground dedicated for PLL use. The connection should be provided with an

extremely low-impedance path to ground. VCCP should be bypassed to GNDP by a 0.47 µF capacitor located

as close as possible to the chip package. There is one GNDP connection.

Quiet Ground—GNDQ is an isolated ground for the internal processing logic. This connection must be tied

externally to all other chip ground connections. The user must provide adequate external decoupling

capacitors. There are four GNDQ connections.

Address Bus Ground—GNDA is an isolated ground for sections of the address bus I/O drivers. This

connection must be tied externally to all other chip ground connections. The user must provide adequate

external decoupling capacitors. There are four GNDA connections.

Data Bus Ground—GNDD is an isolated ground for sections of the data bus I/O drivers. This connection

must be tied externally to all other chip ground connections. The user must provide adequate external

decoupling capacitors. There are four GNDD connections.

DSP56367 Technical Data, Rev. 2.1

Freescale Semiconductor

2-3

Share Link: