FIN1049 View Datasheet(PDF) - Fairchild Semiconductor
Part Name
Description
Manufacturer
FIN1049 Datasheet PDF : 10 Pages
| |||
AC Electrical Characteristics
Over supply voltage and operating temperature ranges, unless otherwise specified
Symbol
Parameter
Test Conditions
Min
Typ
Max
Units
(Note 5)
Switching Characteristics - LVDS Outputs
tPLHD
Differential Propagation Delay LOW-to-HIGH
tPHLD
Differential Propagation Delay HIGH-to-LOW
tTLHD
Differential Output Rise Time (20% to 80%)
0.2
tTHLD
Differential Output Fall Time (80% to 20%)
See Figures 3, 4
0.2
tSK(P)
Pulse Skew |tPLH - tPHL|
tSK(LH),
Channel-to-Channel Skew (Note 6)
tSK(HL)
tSK(PP)
Part-to-Part Skew (Note 7)
tPZHD
Differential Output Enable Time from Z-to-HIGH
tPZLD
tPHZD
Differential Output Enable Time from A-to-LOW
See Figures 5, 6
Differential Output Disable Time from HIGH-to-Z
tPLZD
Differential Output Disable Time from LOW-to-Z
fMAXD
Maximum Frequency (Note 8)
See Figure 3
200
Switching Characteristics - LVTTL Outputs
2.0
ns
2.0
ns
1.0
ns
1.0
ns
0.35
ns
0.35
ns
1.0
ns
6.0
ns
6.0
ns
3.0
ns
3.0
ns
MHz
tPHL
Propagation Delay HIGH-to-LOW
Measured from 20% to 80% signal
0.5
1.0
3.5
tPLH
Propagation Delay LOW-to-HIGH
VID = 200mV;
0.5
1.0
3.5
tSK1
Pulse Skew
Distributed Load
0.0
35.0
400
tSK2
Channel-to-Channel Skew
CL = 15pF and 50Ω;
0.0
50.0
500
tSK3
Part-to-Part Skew
RL = 1KΩ;
0.0
1.0
tLHR
Transition Time LOW-to-HIGH
VOS = 1.2V;
0.1
0.25
1.4
tHLR
Transition Time HIGH-to-LOW
See Figures 7, 8
0.1
0.18
1.4
tPHZ
Disable Time HIGH-to-Z
2.2
4.5
8.0
tPLZ
Disable Time LOW-to-Z
tPZH
Enable Time Z-to-HIGH
See Figures 9, 10
1.3
3.5
8.0
1.8
3.0
7.0
tPZL
Enable Time Z-to-LOW
0.9
1.4
7.0
fMAXT
Maximum Frequency (Note 9)
See Figure 7
200
Note 5: All typical values are at TA = 25°C and with VCC = 3.3V.
Note 6: tSK(LH), tSK(HL) is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same
direction.
ns
ns
ps
ps
ns
ns
ns
ns
ns
ns
ns
MHz
Note 7: tSK(PP) is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction
(either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits.
Note 8: fMAX generator input conditions: tr = tf < 1ns (10% to 90%), 50% duty cycle, 0V to 3V. Output criteria: duty cycle = 45% / 55%, VOD > 250mV, all chan-
nels switch.
Note 9: fMAXT generator input conditions: tr = tf < 1ns (10% to 90%), 50% duty cycle, VID = 200mV, VCM = 1.2V. Output criteria: duty cycle = 45% / 55%, VOH
> 2.7V. VOL < 0.25V, all channels switching.
www.fairchildsemi.com
4
Share Link: 