DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

SP333 View Datasheet(PDF) - Signal Processing Technologies

Part Name
Description
Manufacturer
SP333
Sipex
Signal Processing Technologies Sipex
SP333 Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
SPECIFICATIONS (CONTINUED)
TMIN to TMAX and VCC = 5V±5% unless otherwise noted.
PARAMETER
MIN.
RS-232 Receiver
Low Threshold
0.8
Input Voltage Range
-15
Input Impedance
3
Hysteresis
0.2
Transmission Rate
10
Propagation Delay
tPHL
tPLH
Data Rate
460
TYP.
1.2
5
0.5
100
100
600
POWER REQUIREMENTS
No Load Supply Current
15
Shutdown Supply Current
AC PARAMETERS
Differential Mode
tPZL; Enable to Output low
200
tPZH; Enable to Output high
200
tPLZ; Disable from Output low
200
tPHZ; Disable from Output high
200
MAX. UNITS CONDITIONS
Volts
+15 Volts
7
kOhms VIN=±15V
1.0
Volts
VCC=+5V
Mbps
600 ns
600 ns
kbps
From 50% of VIN to 1.5V of ROUT
From 50% of VIN to 1.5V of ROUT
25
mA
75
µA
No load; VCC=5.0V; TA=25˚C
TA=25˚C, VCC=5.0V
1000 ns
1000 ns
1000 ns
1000 ns
CL=100pF, Figures 2 & 4, S2 closed
CL=100pF, Figures 2 & 4, S1 closed
CL=15pF, Figures 2 & 4, S2 closed
CL=15pF, Figures 2 & 4, S1 closed
Receiver Delay Time from Enable Mode to Tri-state Mode
Single-Ended Mode
tPZL; Enable to Output low
tPZH; Enable to Output high
tPLZ; Disable from Output low
tPHZ; Disable from Output high
200
1000 ns
200
1000 ns
200
1000 ns
200
1000 ns
Differential Mode
tPZL; Enable to Output low
tPZH; Enable to Output high
tPLZ; Disable from Output low
tPHZ; Disable from Output high
200
1000 ns
200
1000 ns
200
1000 ns
200
1000 ns
Notes:
1.
2.
3.
4.
Measured from 2.5V of RIN to 2.5V of ROUT.
Measured from one–half of RIN to 2.5V of ROUT.
Measured from 1.5V of TIN to one–half of TOUT.
Measured from 2.5V of RO to 0V of A and B.
CRL=15pF, Figures 1 & 6, S1 closed
CRL=15pF, Figures 1 & 6, S2 closed
CRL=15pF, Figures 1 & 6, S1 closed
CRL=15pF, Figures 1 & 6, S2 closed
CRL=15pF, Figures 1 & 6, S1 closed
CRL=15pF, Figures 1 & 6, S2 closed
CRL=15pF, Figures 1 & 6, S1 closed
CRL=15pF, Figures 1 & 6, S2 closed
Output
Under
Test CL
500
S1
VCC
S2
Figure 1. Driver Timing Test Load
Circuit
Receiver
Output
Test Point
1K
S1
VCC
CRL
1K
S2
Figure 2. Receiver Timing Test Load
Circuit
Rev 07/29/02
SP333 RS-232/AppleTalk Programmable Transceiver
4
© Copyright 2002 Sipex Corporation

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]