HIP5063 View Datasheet(PDF) - Intersil
Part Name
Description
Manufacturer
HIP5063 Datasheet PDF : 4 Pages
| |||
HIP5063
Pin Descriptions
PAD NUMBER
1
2
3
4
5
6
7
8
9
10
11
12 & 21
13, 15, 17, 19
14, 16, 18, 20
DESIGNATION
VCMP
VDDA
VDDD
FLLN
CLCK
COOL
TMON
IRFO
IRFI
AGND
DGND
VDDP
S
D
DESCRIPTION
This is the input terminal from an external error amplifier. A MOS input voltage follower buffers
this terminal. The buffer output is the IRFO terminal. The external error amplifier may be either
an operational amplifier or a transconductance amplifier like the CA3080. This node may be used
for both gain and frequency compensation of the control loop.
This is the analog supply input. An external 12V supply is required.
Voltage input for the chip’s digital circuits.
One pad of two clocking terminals. This terminal has an external 50µA pull-up current that allows
the terminal to be floated or be left open. With FLLN high, (open or tied to VDDD), the ON cycle
will start wiith the falling edge of the CLCK input. With FLLN low or grounded, the DMOS ON
cycle will start on the rising edge of the CLCK input.
The other clock input pad. An external clock is applied to this terminal. This terminal has no pull-
up current or resistance. See FLLN above for phasing information.
Over-temperature indication is provided at this pad. When the chip temperature is below the ther-
mal threshold, the open drain DMOS transistor is in the high impedance state. When the thermal
threshold is exceeded, COOL is held low.
This is the thermal shut down pad than can be used to disable the thermal shutdown circuit. By
returning this pad to VDDA or 12V the function is disabled. Returning this pad to ground will en-
able the thermal monitor function. Thermal threshold occurs at a nominal junction temperature
of +125oC.
A resistor placed between this pad and IRFI converts the VCMP signal to a reference current for
the current sense comparator. The cycle by cycle peak current is set by the value to this resistor
according the the equation: IPEAK = 4500 x VCMP/R. Where IPEAK is in amperes and R is the
value of the external resistor in ohms. A maximum VCMP of 8V and a resistor of 1800Ω will keep
the drain current below the absolute maximum specification of 20A.
See IRFO.
Analog ground.
Digital ground.
These pads are used to decouple the high current pulses to the output driver transistors. The
capacitor should be at least a 0.1µF chip capacitor placed close to this pad and the DMOS
source pads.
Source pads of the DMOS power transistor.
Drain pads of the DMOS power transistor.
4
Share Link: 