DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

HT46R22 View Datasheet(PDF) - Holtek Semiconductor

Part Name
Description
Manufacturer
HT46R22
Holtek
Holtek Semiconductor Holtek
HT46R22 Datasheet PDF : 45 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
HT46R22/HT46C22
Pad Name I/O
PD0/PWM I/O
RES
I
VDD
¾
OSC1
I
OSC2
O
TEST1
TEST2
I
TEST3
Options
Pull-high
I/O or PWM
¾
¾
Crystal or RC
Description
Bidirectional 1-bit input/output port. Software instructions determine the
CMOS output, Schmitt trigger input with or without a pull-high resistor (de-
termined by pull-high option: port option). The PWM output function is
pin-shared with PD0 (dependent on PWM options).
Schmitt trigger reset input. Active low.
Positive power supply
OSC1, OSC2 are connected to an RC network or a Crystal (determined by
options) for the internal system clock. In the case of RC operation, OSC2 is
the output terminal for 1/4 system clock.
¾
TEST mode input pin
It disconnects in normal operation
Absolute Maximum Ratings
Supply Voltage ...........................VSS-0.3V to VSS+6.0V
Input Voltage..............................VSS-0.3V to VDD+0.3V
Storage Temperature ............................-50°C to 125°C
Operating Temperature...........................-40°C to 85°C
Note: These are stress ratings only. Stresses exceeding the range specified under ²Absolute Maximum Ratings² may
cause substantial damage to the device. Functional operation of this device at other conditions beyond those
listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliabil-
ity.
D.C. Characteristics
Symbol
Parameter
VDD
IDD1
IDD2
IDD3
ISTB1
ISTB2
VIL1
VIH1
VIL2
VIH2
VLVR
Operating Voltage
Operating Current
(Crystal OSC)
Operating Current
(RC OSC)
Operating Current
Standby Current
(WDT Enabled)
Standby Current
(WDT Disabled)
Input Low Voltage for I/O Ports,
TMR and INT
Input High Voltage for I/O Ports,
TMR and INT
Input Low Voltage (RES)
Input High Voltage (RES)
Low Voltage Reset
Test Conditions
VDD
Conditions
¾ fSYS=4MHz
¾ fSYS=8MHz
3V No load, fSYS=4MHz
5V ADC disable
3V No load, fSYS=4MHz
5V ADC disable
5V
No load, fSYS=8MHz
ADC disable
3V
No load, system HALT
5V
3V
No load, system HALT
5V
Min.
2.2
3.3
¾
¾
¾
¾
¾
¾
¾
¾
¾
¾
¾
0
Ta=25°C
Typ. Max. Unit
¾
5.5
V
¾
5.5
V
0.6
1.5
mA
2
4
mA
0.8
1.5
mA
2.5
4
mA
3
5
mA
¾
5
mA
¾
10
mA
¾
1
mA
¾
2
mA
¾ 0.3VDD V
¾
¾
0.7VDD ¾
VDD
V
¾
¾
0
¾ 0.4VDD V
¾
¾
0.9VDD ¾
VDD
V
¾
¾
2.7
3
3.3
V
Rev. 1.30
4
June 10, 2003

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]