ICS93776 View Datasheet(PDF) - Integrated Circuit Systems

Part Name

Description

Manufacturer

ICS93776

Low Cost DDR Phase Lock Loop Zero Delay Buffer

Integrated Circuit Systems 

ICS9377 6

General SMBus serial interface information

How to Write:

• Controller (host) sends a start bit.

• Controller (host) sends the write address D4 (H)

• ICS clock will acknowledge

• Controller (host) sends the begining byte location = N

• ICS clock will acknowledge

• Controller (host) sends the data byte count = X

• ICS clock will acknowledge

• Controller (host) starts sending Byte N through

Byte N + X -1

(see Note 2)

• ICS clock will acknowledge each byte one at a time

• Controller (host) sends a Stop bit

How to Read:

• Controller (host) will send start bit.

• Controller (host) sends the write address D4 (H)

• ICS clock will acknowledge

• Controller (host) sends the begining byte

location = N

• ICS clock will acknowledge

• Controller (host) will send a separate start bit.

• Controller (host) sends the read address D5

(H)

• ICS clock will acknowledge

• ICS clock will send the data byte count = X

• ICS clock sends Byte N + X -1

• ICS clock sends Byte 0 through byte X (if X(H)

was written to byte 8).

• Controller (host) will need to acknowledge each byte

• Controllor (host) will send a not acknowledge bit

• Controller (host) will send a stop bit

Index Block Write Operation

Controlle r (Host)

T

starT bit

ICS (Sla ve /Re ce ive r)

S lave Address D4(H)

WR

W Rite

ACK

Beginning Byte = N

ACK

Data Byte Count = X

ACK

Beginning Byte N

ACK

Byte N + X - 1

P

stoP bit

ACK

Index Block Read Operation

Controlle r (Host)

ICS (Sla ve /Re ce ive r)

T

starT bit

S lave Address D4(H)

WR

W Rite

ACK

Beginning Byte = N

ACK

RT

Repeat starT

S lave Address D5(H)

RD

ReaD

ACK

ACK

ACK

Data Byte Count = X

Beginning Byte N

N

Not acknowledge

P

stoP bit

Byte N + X - 1

0793A—03/08/05

5

Share Link: