IDT82V3385 View Datasheet(PDF) - Integrated Device Technology

Part Name

Description

Manufacturer

IDT82V3385

SYNCHRONOUS ETHERNET WAN PLL

Integrated Device Technology 

Table of Contents

FEATURES .............................................................................................................................................................................. 9

HIGHLIGHTS.................................................................................................................................................................................................... 9

MAIN FEATURES ............................................................................................................................................................................................ 9

OTHER FEATURES ......................................................................................................................................................................................... 9

APPLICATIONS....................................................................................................................................................................... 9

DESCRIPTION....................................................................................................................................................................... 10

FUNCTIONAL BLOCK DIAGRAM ........................................................................................................................................ 11

1 PIN ASSIGNMENT ........................................................................................................................................................... 12

2 PIN DESCRIPTION .......................................................................................................................................................... 13

3 FUNCTIONAL DESCRIPTION ......................................................................................................................................... 18

3.1 RESET ........................................................................................................................................................................................................... 18

3.2 MASTER CLOCK .......................................................................................................................................................................................... 18

3.3 INPUT CLOCKS & FRAME SYNC SIGNAL ................................................................................................................................................. 18

3.3.1 Input Clocks .................................................................................................................................................................................... 18

3.3.2 Frame SYNC Input Signals ............................................................................................................................................................ 18

3.4 INPUT CLOCK PRE-DIVIDER ...................................................................................................................................................................... 19

3.5 INPUT CLOCK QUALITY MONITORING ..................................................................................................................................................... 21

3.5.1 Activity Monitoring ......................................................................................................................................................................... 21

3.5.2 Frequency Monitoring ................................................................................................................................................................... 22

3.6 T0 / T4 DPLL INPUT CLOCK SELECTION .................................................................................................................................................. 23

3.6.1 External Fast Selection (T0 only) .................................................................................................................................................. 23

3.6.2 Forced Selection ............................................................................................................................................................................ 24

3.6.3 Automatic Selection ....................................................................................................................................................................... 24

3.7 SELECTED INPUT CLOCK MONITORING .................................................................................................................................................. 25

3.7.1 T0 / T4 DPLL Locking Detection ................................................................................................................................................... 25

3.7.1.1 Fast Loss .......................................................................................................................................................................... 25

3.7.1.2 Coarse Phase Loss .......................................................................................................................................................... 25

3.7.1.3 Fine Phase Loss ............................................................................................................................................................... 25

3.7.1.4 Hard Limit Exceeding ....................................................................................................................................................... 25

3.7.2 Locking Status ............................................................................................................................................................................... 25

3.7.3 Phase Lock Alarm (T0 only) .......................................................................................................................................................... 26

3.8 SELECTED INPUT CLOCK SWITCH ........................................................................................................................................................... 27

3.8.1 Input Clock Validity ........................................................................................................................................................................ 27

3.8.2 Selected Input Clock Switch ......................................................................................................................................................... 27

3.8.2.1 Revertive Switch ............................................................................................................................................................... 27

3.8.2.2 Non-Revertive Switch (T0 only) ........................................................................................................................................ 28

3.8.3 Selected / Qualified Input Clocks Indication ................................................................................................................................ 28

3.9 SELECTED INPUT CLOCK STATUS VS. DPLL OPERATING MODE ....................................................................................................... 29

3.9.1 T0 Selected Input Clock vs. DPLL Operating Mode .................................................................................................................... 29

3.9.2 T4 Selected Input Clock vs. DPLL Operating Mode .................................................................................................................... 31

3.10 T0 / T4 DPLL OPERATING MODE ............................................................................................................................................................... 32

3.10.1 T0 DPLL Operating Mode .............................................................................................................................................................. 32

3.10.1.1 Free-Run Mode ................................................................................................................................................................ 32

3.10.1.2 Pre-Locked Mode ............................................................................................................................................................. 32

3.10.1.3 Locked Mode .................................................................................................................................................................... 32

3.10.1.3.1 Temp-Holdover Mode .................................................................................................................................... 32

Table of Contents

3

May 14, 2010

Share Link: