LC72131KMA View Datasheet(PDF) - SANYO -> Panasonic
Part Name
Description
Manufacturer
LC72131KMA Datasheet PDF : 22 Pages
| |||
LC72131K, LC72131KMA
Continued from preceding page.
No.
Control block/data
(8) Phase comparator
control data
DZ0, DZ1
(9) Clock time base
TBC
(10) Charge pump control
data
DLC
Functions
• Controls the phase comparator dead zone.
DZ1 DZ0
Dead zone mode
0
0
0
1
1
0
1
1
DZA
DZB
DZC
DZD
Dead zone width: DZA<DZB<DZC<DZD
Setting TBC to one causes an 8Hz, 40% duty clock time base signal to be output from the BO1
pin. (BO1 data is invalid in this mode.)
Forcibly controls the charge pump output.
DLC
Charge pump output
0
Normal operation
1
Forced low
(11) IF counter control
data
IFS
(12) LSI test data
TEST0 to 2
(13) DNC
Note: If deadlock occurs due to the VCO control voltage (Vtune) going to zero and the VCO
oscillator stopping, deadlock can be cleared by forcing the charge pump output to low and
setting Vtune to VCC. (This is the deadlock clearing circuit.)
This data must be set 1 in normal mode.
IFS Though if this value is set to zero, the system enters input sensitivity degradation mode,
and the sensitivity is reduced to 10 to 30mVrms.
* See the “IF Counter Operation” item for details.
LSI test data
TEST0
TEST1
These values must all be set to 0.
TEST2
These test data are set to 0 automatically after the power-on reset.
Don’t care. This data must be set to 0.
Related data
BO1
DO Control Data (Serial Data Output) Structure
[3] OUT Mode
address
DI
01010100
Fist Data OUT
DO
: Must be 0.
No.A0788-11/22
Share Link: 