LPC2194(2007) View Datasheet(PDF) - NXP Semiconductors.

Part Name

Description

Manufacturer

LPC2194
(Rev.:2007)

Single-chip 16/32-bit microcontroller; 256 kB ISP/IAP flash with 10-bit ADC and CAN

NXP Semiconductors. 

NXP Semiconductors

LPC2194

Single-chip 16/32-bit microcontroller

Table 2. Pin description …continued

Symbol

Pin

Type Description

P0[30]/AIN3/

15

EINT3/CAP0[0]

I

AIN3 — A/D converter, input 3. This analog input is always connected to its pin.

I

EINT3 — External interrupt 3 input.

I

CAP0[0] — Capture input for Timer 0, channel 0.

P1[0] to P1[31]

I/O Port 1 is a 32-bit bidirectional I/O port with individual direction controls for each bit.

The operation of port 1 pins depends upon the pin function selected via the Pin

Connect Block. Pins 0 through 15 of port 1 are not available.

P1[16]/

16

TRACEPKT0

O Trace Packet, bit 0. Standard I/O port with internal pull-up.

P1[17]/

12

TRACEPKT1

O Trace Packet, bit 1. Standard I/O port with internal pull-up.

P1[18]/

8

TRACEPKT2

O Trace Packet, bit 2. Standard I/O port with internal pull-up.

P1[19]/

4

TRACEPKT3

O Trace Packet, bit 3. Standard I/O port with internal pull-up.

P1[20]/

48

TRACESYNC

O Trace Synchronization. Standard I/O port with internal pull-up.

Note: LOW on this pin while RESET is LOW, enables pins P1[25:16] to operate as

Trace port after reset.

P1[21]/

44

PIPESTAT0

O Pipeline Status, bit 0. Standard I/O port with internal pull-up.

P1[22]/

40

PIPESTAT1

O Pipeline Status, bit 1. Standard I/O port with internal pull-up.

P1[23]/

36

PIPESTAT2

O Pipeline Status, bit 2. Standard I/O port with internal pull-up.

P1[24]/

32

TRACECLK

O Trace Clock. Standard I/O port with internal pull-up.

P1[25]/EXTIN0 28

I

External Trigger Input. Standard I/O with internal pull-up.

P1[26]/RTCK

24

I/O Returned Test Clock output. Extra signal added to the JTAG port. Assists debugger

synchronization when processor frequency varies. Bidirectional pin with internal

pull-up.

Note: LOW on this pin while RESET is LOW, enables pins P1[31:26] to operate as

Debug port after reset.

P1[27]/TDO

64

O Test Data out for JTAG interface.

P1[28]/TDI

60

I

Test Data in for JTAG interface.

P1[29]/TCK

56

I

Test Clock for JTAG interface. This clock must be slower than 1⁄6 of the CPU clock

(CCLK) for the JTAG interface to operate.

P1[30]/TMS

52

I

Test Mode Select for JTAG interface.

P1[31]/TRST

20

I

Test Reset for JTAG interface.

TD1

10

O CAN1 transmitter output.

RESET

57

I

external reset input; a LOW on this pin resets the device, causing I/O ports and

peripherals to take on their default states, and processor execution to begin at

address 0. TTL with hysteresis, 5 V tolerant.

XTAL1

62

I

input to the oscillator circuit and internal clock generator circuits.

XTAL2

61

O output from the oscillator amplifier.

VSS

6, 18, 25, I

ground: 0 V reference.

42, 50

LPC2194_5

Product data sheet

Rev. 05 — 10 December 2007

© NXP B.V. 2007. All rights reserved.

7 of 40

Share Link: