M2V56S20AKT-5L View Datasheet(PDF) - Mitsumi

Part Name

Description

Manufacturer

M2V56S20AKT-5L

256M Synchronous DRAM

Mitsumi 

SDRAM (Rev.1.01)

Single Data Rate

July '01

BLOCK DIAGRAM

MITSUBISHI LSIs

M2V56S20/ 30/ 40 AKT -5, -6, -7

256M Synchronous DRAM

DQ0-3 (x4), 0-7 (x8), 0 - 15 (x16)

I/O Buffer

Memory

Array

Bank #0

Memory

Array

Bank #1

Memory

Array

Bank #2

Memory

Array

Bank #3

Mode Register

Control Circuitry

Address Buffer

A0-12 BA0,1

Clock Buffer

CLK CKE

Control Signal Buffer

/CS /RAS /CAS /WE DQMU/L

Type Designation Code

This rule is applied to only Synchronous DRAM family.

M 2 V 56 S 4 0 A KT - 5

Speed Grade 5: 166MHz@CL3, 133MHz@CL2

6: 133MHz@CL3, 100MHz@CL2

7: 100MHz@CL2

Package Type KT: STSOP(II)

Process Generation A:2nd. gen.

Function Reserved for Future Use

Organization 2n 2: x4, 3: x8, 4: x16

SDRAM Data Rate Type S:Single Data Rate

Density 56: 256M bits

Interface V:LVTTL

Memory Style (DRAM)

Mitsubishi Main Designation

MITSUBISHI ELECTRIC

3

Share Link: