DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX6658 View Datasheet(PDF) - Maxim Integrated

Part Name
Description
Manufacturer
MAX6658 Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
±1°C, SMBus-Compatible Remote/Local Temperature
Sensors with Overtemperature Alarms
ELECTRICAL CHARACTERISTICS (continued)
(VCC = +3.0V to +5.5V, TA = 0°C to +125°C, unless otherwise specified. Typical values are at VCC = +3.3V and TA = +25°C.)
PARAMETER
Average Operating Current
SYMBOL
CONDITIONS
0.25 conversions/s
2 conversions/s
MIN TYP MAX UNITS
40
70
µA
150
250
Conversion Time
tCONV
From stop bit to conversion completed
(Note 4)
Conversion Timing Error
DXP and DXN Leakage Current
In standby mode
Remote-Diode Source Current
(ALERT, OVERT)
High level
IRJ
Low level
Output Low Sink Current
VOL = 0.4V
VOL = 0.6V
Output High Leakage Current
VOH = 5.5V
SMBus-COMPATIBLE INTERFACE (SMBCLK, SMBDATA, STBY)
Logic Input Low Voltage
VIL
Logic Input High Voltage
VIH
Input Leakage Current
ILEAK
Output Low Sink Current
IOL
Input Capacitance
CIN
SMBus-COMPATIBLE TIMING (Note 4)
VCC = +3.0V
VCC = +5.5V
VIN = VGND or VCC
VOL = 0.6V
Serial-Clock Frequency
fSCL (Note 5)
Bus Free Time Between STOP
and START Condition
tBUF
95
125
156
ms
±25
%
100
nA
80
100
120
µA
8
10
12
1
mA
6
1
µA
0.8
V
2.2
V
2.4
±1
µA
6
mA
5
pF
100 kHz
4.7
µs
START Condition Setup Time
4.7
µs
Repeat START Condition Setup
Time
tSU:STA 90% to 90%
50
ns
START Condition Hold Time
STOP Condition Setup Time
Clock Low Period
Clock High Period
Data Setup Time
Receive SCL/SDA Rise Time
Receive SCL/SDA Fall Time
Pulse Width of Spike Suppressed
SMBus Timeout
tHD:STA
tSU:STO
tLOW
tHIGH
tHD:DAT
tR
tF
tSP
10% of SMBDATA to 90% of SMBCLK
90% of SMBCLK to 90% of SMBDATA
10% to 10%
90% to 90%
(Note 6)
SMBDATA low period for interface reset
4
µs
4
µs
4.7
µs
4
µs
0
µs
1
µs
300
ns
0
50
ns
25
37
45
ms
Note 1: TA = +25°C to +85°C.
Note 2: If both the local and the remote junction are below TA = -20°C, then VCC > 3.15V.
Note 3: For conversion rates of 4Hz or slower, the conversion time doubles.
Note 4: Timing specifications guaranteed by design.
Note 5: The serial interface resets when SMBCLK is low for more than tTIMEOUT.
Note 6: A transition must internally provide at least a hold time to bridge the undefined region (300ns max) of SMBCLK's falling edge.
_______________________________________________________________________________________ 3

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]