MC141563 View Datasheet(PDF) - Motorola => Freescale
Part Name
Description
Manufacturer
MC141563 Datasheet PDF : 15 Pages
| |||
AC ELECTRICAL CHARACTERISTICS -WRITE CYCLE (VDD =5.0V, VSS = 0V, VEE = -23V, TA = 25˚C)
Symbol
Parameter
Min
Typ
tSUD
Data (D0-D3) to Shift Clock (SCLK) Set up Time
50
-
thD
Data (D0-D3) to Shift Clock (SCLK) Hold Time
50
-
tSULP
Data Latch (LP) to Shift Clock (SCLK) Set up Time
50
-
thLP
Data Latch (LP) to Shift Clock (SCLK) Hold Time
50
-
tSUS
Enable Input (EIO) to Shift Clock (SCLK) Set up Time
20
-
tSUE
Shift Clock (SCLK) to Enable Output (EIO) Set up Time
20
-
Propagation Delay Time
tM
Data Latch (LP) to M
-
-
tPO
Data Latch (LP) to Segment Output (n)
-
-
CL = 100pF
tPM
M to Segment Output (n)
-
-
CL = 100pF
tPLP
Data Latch (LP) to EIO (Output )
-
-
CL = 50pF
tPE
Shift Clock (SCLK) to EIO (Output )
-
-
CL = 50pF
tTLH
Control Input Rise and Fall Time
-
10
tTHL
SCLK, LP, M, EIO1,EIO2
-
10
tSCØ
Shift Clock (SCLK) Cycle
125
-
VDD = 3.0V
tSCH
Shift Clock (SCLK) Pulse Width HIGH
40
-
tSCL
Shift Clock (SCLK) Pulse Width LOW
40
-
tLPH
Data Latch (LP) Pulse Width HIGH
50
-
Max
Unit
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
200
ns
0.5
s
0.5
s
50
ns
50
ns
20
ns
20
ns
-
ns
-
ns
-
ns
-
ns
Figure 3. SCLK, LP, Data, M and Segment Output Propagation Delay Timing Diagram
MC141563
3–324
MOTOROLA
Share Link: 