MCF5211LCEP66 View Datasheet(PDF) - Freescale Semiconductor

Part Name

Description

Manufacturer

MCF5211LCEP66

ColdFire Microcontroller

Freescale Semiconductor 

MCF5213 Family Configurations

1.1.7 FlexCAN

The FlexCAN module is a communication controller implementing version 2.0 of the CAN protocol parts A and B. The CAN

protocol can be used as an industrial control serial data bus, meeting the specific requirements of reliable operation in a harsh

EMI environment with high bandwidth. This instantiation of FlexCAN has 16 message buffers.

1.1.8 UARTs

The MCF5213 has three full-duplex UARTs that function independently. The three UARTs can be clocked by the system bus

clock, eliminating the need for an external clock source. On smaller packages, the third UART is multiplexed with other digital

I/O functions.

1.1.9 I2C Bus

The I2C bus is a two-wire, bidirectional serial bus that provides a simple, efficient method of data exchange and minimizes the

interconnection between devices. This bus is suitable for applications requiring occasional communications over a short

distance between many devices.

1.1.10 QSPI

The queued serial peripheral interface (QSPI) provides a synchronous serial peripheral interface with queued transfer capability.

It allows up to 16 transfers to be queued at once, minimizing the need for CPU intervention between transfers.

1.1.11 Fast ADC

The fast ADC consists of an eight-channel input select multiplexer and two independent sample and hold (S/H) circuits feeding

separate 12-bit ADCs. The two separate converters store their results in accessible buffers for further processing.

The ADC can be configured to perform a single scan and halt, a scan when triggered, or a programmed scan sequence repeatedly

until manually stopped.

The ADC can be configured for sequential or simultaneous conversion. When configured for sequential conversions, up to eight

channels can be sampled and stored in any order specified by the channel list register. Both ADCs may be required during a

scan, depending on the inputs to be sampled.

During a simultaneous conversion, both S/H circuits are used to capture two different channels at the same time. This

configuration requires that a single channel may not be sampled by both S/H circuits simultaneously.

Optional interrupts can be generated at the end of the scan sequence if a channel is out of range (measures below the low

threshold limit or above the high threshold limit set in the limit registers) or at several different zero crossing conditions.

1.1.12 DMA Timers (DTIM0–DTIM3)

There are four independent, DMA transfer capable 32-bit timers (DTIM0, DTIM1, DTIM2, and DTIM3) on the MCF5213.

Each module incorporates a 32-bit timer with a separate register set for configuration and control. The timers can be configured

to operate from the system clock or from an external clock source using one of the DTINn signals. If the system clock is selected,

it can be divided by 16 or 1. The input clock is further divided by a user-programmable 8-bit prescaler that clocks the actual

timer counter register (TCRn). Each of these timers can be configured for input capture or reference (output) compare mode.

Timer events may optionally cause interrupt requests or DMA transfers.

MCF5213 ColdFire Microcontroller, Rev. 3

10

Freescale Semiconductor

Share Link: