MCP6286 View Datasheet(PDF) - Microchip Technology

Part Name

Description

Manufacturer

MCP6286

Low Noise, Low Power Op Amp

Microchip Technology 

MCP6286

4.3 Capacitive Loads

Driving large capacitive loads can cause stability

problems for voltage feedback op amps. As the load

capacitance increases, the feedback loop’s phase

margin decreases and the closed-loop bandwidth is

reduced. This produces gain peaking in the frequency

response, with overshoot and ringing in the step

response. While a unity-gain buffer (G = +1 V/V) is the

most sensitive to capacitive loads, all gains show the

same general behavior.

When driving large capacitive loads with these op

amps (e.g., > 100 pF when G = +1 V/V), a small series

resistor at the output (RISO in Figure 4-3) improves the

feedback loop’s phase margin (stability) by making the

output load resistive at higher frequencies. The

bandwidth will be generally lower than the bandwidth

with no capacitance load.

–

MCP6286

VIN

+

RISO

CL

VOUT

FIGURE 4-3:

Output Resistor, RISO

Stabilizes Large Capacitive Loads.

Figure 4-4 gives recommended RISO values for

different capacitive loads and gains. The x-axis is the

normalized load capacitance (CL/GN), where GN is the

circuit's noise gain. For non-inverting gains, GN and the

Signal Gain are equal. For inverting gains, GN is

1+|Signal Gain| (e.g., -1 V/V gives GN = +2 V/V).

1000

100

10

GN:

1 V/V

2 V/V

≥ 5 V/V

VDD = 5.5 V

RL = 10 kΩ

1

11.0Ep-11 1.1E0-01p0 1.1En-09 11.0En-08 10..E1-µ07 11.µE-06

Normalized Load Capacitance; CL/GN (F)

FIGURE 4-4:

Recommended RISO Values

for Capacitive Loads.

After selecting RISO for your circuit, double check the

resulting frequency response peaking and step

response overshoot. Modify RISO’s value until the

response is reasonable. Bench evaluation and

simulations with the MCP6286 SPICE macro model are

very helpful.

4.4 Supply Bypass

MCP6286 op amp’s power supply pin (VDD for

single-supply) should have a local bypass capacitor

(i.e., 0.01 µF to 0.1 µF) within 2 mm for good high

frequency performance. It can use a bulk capacitor

(i.e., 1 µF or larger) within 100 mm to provide large,

slow currents. This bulk capacitor can be shared with

other analog parts.

4.5 PCB Surface Leakage

In applications where low input bias current is critical,

Printed Circuit Board (PCB) surface leakage effects

need to be considered. Surface leakage is caused by

humidity, dust or other contamination on the board.

Under low humidity conditions, a typical resistance

between nearby traces is 1012Ω. A 5V difference would

cause 5 pA of current to flow; which is greater than the

MCP6286 op amp’s bias current at +25°C (±1 pA,

typical).

The easiest way to reduce surface leakage is to use a

guard ring around sensitive pins (or traces). The guard

ring is biased at the same voltage as the sensitive pin.

An example of this type of layout is shown in

Figure 4-5.

Guard Ring

VIN– VIN+ VSS

FIGURE 4-5:

Example Guard Ring Layout

for Inverting Gain.

1. Non-inverting Gain and Unity-Gain Buffer:

a. Connect the non-inverting pin (VIN+) to the

input with a wire that does not touch the

PCB surface.

b. Connect the guard ring to the inverting input

pin (VIN–). This biases the guard ring to the

common mode input voltage.

2. Inverting Gain and Transimpedance Gain

Amplifiers (convert current to voltage, such as

photo detectors):

a. Connect the guard ring to the non-inverting

input pin (VIN+). This biases the guard ring

to the same reference voltage as the op

amp (e.g., VDD/2 or ground).

b. Connect the inverting pin (VIN–) to the input

with a wire that does not touch the PCB

surface.

DS22196A-page 16

© 2009 Microchip Technology Inc.

Share Link: