DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ML2726DH View Datasheet(PDF) - Sirenza Microdevices => RFMD

Part Name
Description
Manufacturer
ML2726DH
Sirenza
Sirenza Microdevices => RFMD Sirenza
ML2726DH Datasheet PDF : 25 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ML2726
SYMBOL PARAMETER
VRSMD RSSI midrange voltage
VRSMN
VRSMXC
RSSI minimum voltage
RSSI maximum voltage (clipped)
TRANSMIT RF MIXER
POSE
PODIF
ZOUT
Output power, single ended
Output power, differential
Output impedance
TRANSMIT MODULATION
fDEV
Modulation Deviation, @2.4GHz
fOS
Modulation center frequency offset
TRANSMIT DATA FILTER
BWTX
Transmit Data Filter Bandwidth
TX spurious
Image
INTERFACE LOGIC LEVELS
CONDITIONS
-40dBm into RXI
No signal into RXI
-10dBm into RXI
TRXO or TRXOB, fC=2.445GHz
P(TRXO,TRXOB), fC=2.445GHz
TRXO or TRXOB, fC=2.445GHz
200us of consecutive ‘1’s or ‘0’s
50us after RXON low
3dB Bandwidth
INPUTS (DIN, XCEN, RXON, DATA, CLK, EN)
VIH
Input high voltage
VIL
Input low voltage
IB
Input bias current
CIN
Input capacitance
OUTPUTS (DOUT, PAON)
(never exceed VDD)
(measured at 1MHz)
VOH
DOUT high voltage
VOL
DOUT low voltage
Io
DOUT sink/source current
VOH PAON output high voltage
VOL
PAON output low voltage
Io
PAON source/sink current
3 WIRE SERIAL BUS TIMING
Io=0.1mA
Io=-0.1mA
Sourcing 0.5mA
Sinking 0.5mA
tr
CLK input rise time
See Figure 4
tf
CLK input fall time
tck
CLK period
tew
CLK pulse width
tl
Delay from last CLK falling edge
tse
EN setup time to ignore next
rising CLK
ts
DATA-to-CLK setup time
th
DATA-to-CLK hold time
MIN
TYP
MAX UNITS
1.4
1.7
2.0
V
75
mV
1.6
1.95
V
-3
1
5
-1
3
6
12+j0
dBm
dBm
Ω
750
768
786
kHz
-75
+75
kHz
2.1
MHz
-25
dBc
-20
dBc
0.75*VDD
VDD
V
0
0.25*VDD V
-5
0
5
μA
4
pF
VDD-0.4
0.1
VDD-0.4
0.5
V
0.4
V
mA
V
0.4
V
mA
15
ns
15
ns
50
ns
100
ns
15
ns
15
ns
15
ns
15
ns
PRELIMINARY DATASHEET
OCT 2007
6
EDS-105982 REV P01

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]