MSM7654 View Datasheet(PDF) - Oki Electric Industry
Part Name
Description
Manufacturer
MSM7654 Datasheet PDF : 53 Pages
| |||
¡ Semiconductor
MSM7654
4) Scanning System
NTSC and PAL systems support both interlaced scanning and non-interlaced scanning.
NTSC
Interlaced
262.5 lines at 60 Hz
NTSC
Non-interlaced
262 lines at 60 Hz
PAL
Interlaced
312.5 lines at 50 Hz
PAL
Non-interlaced
312 lines at 50 Hz
In the master mode, it is possible to select the desired setting from the above settings by switching
the internal registers. In the master mode, only odd fields can be consecutively scanned. In the
slave mode, it is possible to consecutively output odd fields or even fields by using phase
information from VSYNC_L and HSYNC_L.
Since either odd fields or even fields are consecutively output, the resolution is halved. However,
setting of non-interlaced scanning eliminates flicker of the screen display which appears when
moving of pictures is stopped in the interlaced scanning.
5) I2C Bus Format
The input format of I2C-bus interface is shown below.
S Slave Address A Subaddress A
Data 0
A .....
Data n
AP
Symbol
S
Slave Address
A
Subaddress
Data n
P
Description
Start condition
Slave address 1000100X.
The 8th bit is write (0) signal.
Acknowledge. Generated by slave
Subaddress byte
Write to the address specified by the subaddress.
Stop condition
As described above, it is possible to write data from subaddress to subaddress continuously.
Writing to discontinuous addresses is performed by repeating the Acknowledge and Stop
condition formats after Data 0.
If one of the following matters occurs, the encoder will not return "A" (Acknowledge).
• The slave address does not match.
• A non-existent subaddress is specified.
• The write attribute of a register does not match "X" which is the 8th bit (LSB) of the slave address
("X" = 0 because this LSI is write only).
16/52
Share Link: 