DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MSM9810 View Datasheet(PDF) - Oki Electric Industry

Part Name
Description
Manufacturer
MSM9810 Datasheet PDF : 32 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
¡ Semiconductor
MSM9810
8. Channel Status
The channel status is output from D7-D0.
There are two types of signals to be output as channel status: BUSYn (n = 1-8) signals and NCRn
signals. These two types are selected by the NCR/BUSY pin. When the NCR/BUSY pin is at “H”
level, NCR is output, and when at “L” level, BUSY is output.
The NCR signal is the command and subcommand input status signal (Next Command Request)
of each channel, and the WR signal input is enabled at “H” level.
The BUSY signal outputs “L” level while each channel is executing voice synthesis.
Each channel status signal is output from D7-D0 pins in parallel input interface, and from D5/
S0 pins and D3/SR3-D0/SR0 pins in serial input interface by control of RD. Table 8-1 shows the
relationship between D7-D0 and channels, and Figure 8-1 shows read timing in the parallel input
interface.
Table 8-1 Correspondence between D7-D0 and channels
Data bus
D7 D6 D5 D4 D3 D2 D1 D0
Corresponding channel CH8 CH7 CH6 CH5 CH4 CH3 CH2 CH1
RD(I)
D7 - D0(I/O)
tRR
tDRE
Data out Valid
tDRF
Figure 8-1 Read timing in parallel input interface
In serial input interface, serial output from D5/SO pins by control of CS and RD, and D3/SR3-
D0/SR0 parallel output (constantly output) can be selected.
For serial output from D5/SO pin, D7-D0, shown in Table 8-1, are output from MSB in serial at
the rise of the SI pin when the RD pin is at “L” level.
Figure 8-2 shows this timing.
18/31

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]