MSP3400G View Datasheet(PDF) - Micronas

Part Name

Description

Manufacturer

MSP3400G

Multistandard Sound Processor Family

Micronas 

2. Functional Description

ANA_IN1+

AGC

ANA_IN2+

ADR-Bus

Interface

A

D

Standard Selection

Automatic

Sound Select

DEMODULATOR

(incl. Carrier Mute)

Deemphasis:

50/75 µs, J17

DBX/MNR

Panda1

FM/AM

Prescale

FM/AM

Stereo or A/B

0

1

(0Ehex)

Decoded

Standards:

− NICAM

− A2

− AM

NICAM

Stereo or A

3

Deemphasis

J17

Prescale

Stereo or B

4

− BTSC

− EIA-J

(10hex)

− SAT

− FM-Radio

Standard

and Sound

I2C

Read

Detection

Register

Loud-

speaker

Channel

Matrix

(08hex)

Bass/

AVC

Treble

or

Σ

Equalize

(29hex)

(02hex)

(03hex)

Loud-

ness

(04hex) 0.5

Beeper

(14hex)

Comple-

mentary Spatial Balance

Highpass Effects

Volume

(2Dhex)

Lowpass

(2Dhex)

(05hex)

(01hex)

Level

Adjust

(2Chex)

MB

(00hex)

I2S_DA_IN1

I2S_DA_IN2

I2S1

I2S

5

Interface

Prescale

(16hex)

I2S2

I2S

6

Interface

Prescale

(12hex)

A

SCART

2

D

Prescale

(0Dhex)

Headphone

Channel

Matrix

(09hex)

I2S

Channel

Matrix

(0Bhex)

I2S

Interface

Quasi-Peak

Channel

Matrix

Quasi-Peak

Detector

(0Chex)

SCART1

Channel

Matrix

(0Ahex)

Volume

(07hex)

Bass/

Treble

Σ

(31/32hex)

Loudness

(33hex)

I2S_DA_OUT

I2C

Read

Register

(19hex)

(1Ahex)

D

A

SCART1_L/R

SC1_IN_L

SC1_IN_R

SC2_IN_L

SC2_IN_R

SC3_IN_L

SC3_IN_R

SC4_IN_L

SC4_IN_R

MONO_IN

(13hex)

SCART2

Channel

Matrix

(41hex)

Volume

(40hex)

D

A

SCART2_L/R

SC1_OUT_L

SC1_OUT_R

SC2_OUT_L

SC2_OUT_R

(13hex)

Fig. 2–1: Signal flow block diagram of the MSP 34x0G (input and output names correspond to pin names)

Volume

Balance

(30hex)

(06hex)

D DACM_L

DACM_R

A

DACM_SUB

D

A

DACA_L

DACA_R

Share Link: