DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

NJW1341 View Datasheet(PDF) - Japan Radio Corporation

Part Name
Description
Manufacturer
NJW1341 Datasheet PDF : 6 Pages
1 2 3 4 5 6
NJW1341
„TIMING on the I2C BUS (SDA, SCL)
SDA
tf
tr
SCL
tf
tSU:DAT
tHD:ST A
tSP
tr
tBUF
tHD:ST A
S
tLOW
tHD:DAT
tHIGH
tS U:S T A
Sr
tSU:ST O
P
S
„CHARACTERISTICS OF BUS LINES (SDA, SCL) FOR I2C BUS DEVICES
I2C BUS Load Conditions
STANDARD MODE :
FAST MODE :
Pull up resistance 4k(Connected to +3.3V), Load capacitance 200pF (Connected to GND)
Pull up resistance 4k(Connected to +3.3V), Load capacitance 50pF (Connected to GND)
PARAMETER
SYM
BOL
Standard mode
MIN.
TYP.
MAX
.
Fast mode
UNIT
MIN.
TYP. MAX.
Low Level Input Voltage
VIL
0.0
-
1.5
0.0
-
1.5
V
High Level Input Voltage
VIH
2.7
-
5.0
2.7
-
5.0
V
Hysteresis of Schmitt Trigger Inputs
Vhys
-
-
-
0.25
-
-
V
Low level Output Voltage (3mA at SDA pin)
VOL
0
Output Fall Time From VIHmin to VILmax with a Bus
Capacitance from 10pF to 400pF
tof
-
Pulse width of spikes which must be suppressed
by the input filter
tSP
-
Input Current each I/O pin with an Input
Voltage between 0.1 and 0.9VDDmax
Ii
-10
Capacitance for each I/O pin
Ci
-
-
0.4
0
-
250
20
+0.1Cb
-
-
0
-
10
-10
-
10
-
-
0.4
V
-
250 ns
-
50
ns
-
10
µA
-
10
pF
SCL Clock Frequency
fSCL
-
-
100
-
-
400 kHz
Data Transfer Start Minimum Waiting Time
tHD:STA
4.0
-
-
0.6
-
-
µs
Low Level Clock Pulse Width
tLOW
4.7
-
-
1.3
-
-
µs
High Level Clock Pulse Width
tHIGH
4.0
-
-
0.6
-
-
µs
Minimum Start Preparation Waiting Time
Minimum Data Hold Time NOTE)
tSU:STA
4.7
-
-
0.6
tHD:DAT
0.0
-
3.45
0.0
-
-
µs
-
0.9 µs
Minimum Data Preparation Time
tSU:DAT 250
-
-
100
-
-
ns
Rise Time
tr
-
- 1000
-
-
300 ns
Fall Time
tf
-
-
300
-
-
300 ns
Minimum Stop Preparation Waiting Time
tSU:STO
4.0
-
-
0.6
-
-
µs
Data Change Minimum Waiting Time
tBUF
4.7
-
-
1.3
-
-
µs
Capacitive load for each bus line
Cb
-
-
400
-
-
400 pF
Noise Margin at the Low Level
VnL
0.5
-
-
0.5
-
-
V
Noise Margin at the High Level
VnH
1
-
-
1
-
-
V
Cb ; total capacitance of one bus line in pF.
NOTE). Please hold the Data Hold Time (tHD:DAT) to 300ns or more to avoid status of unstable at SCL falling edge.
-4-

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]