DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PCA9509P(2012) View Datasheet(PDF) - NXP Semiconductors.

Part Name
Description
Manufacturer
PCA9509P
(Rev.:2012)
NXP
NXP Semiconductors. NXP
PCA9509P Datasheet PDF : 23 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
NXP Semiconductors
PCA9509P
Low power level translating I2C-bus/SMBus repeater
[2] Care must be taken to minimize the resistance in series with the ground pin of the PCA9509P to the ground reference point of the VCC(A)
supply because there is only 80 mV margin between the power good threshold and the 0.8 V minimum supply voltage at cold
temperature (40 C). Because the B-side IOL of up to 30 mA flows through the resistance causing a voltage drop that effectively
reduces the VCC(A) to chip ground voltage and when VCC(A) is less than the power good voltage ~0.72 V, the PCA9509P is disabled. For
example, if the resistance is 1.4 , then 1.4   60 mA = 84 mV and 0.8 V 0.084 V = 0.716 V, which is less than the power good
threshold, so the PCA9509P will disable when both outputs drive LOW.
[3] As long as the chip ground is common with the input ground reference the driver resistance may be as large as 120 . However, ground
offset will rapidly decrease the maximum allowed driver resistance.
[4] Guaranteed by design.
10. Dynamic characteristics
Table 6. Dynamic characteristics
VCC(A) = 0.8 V to 1.5 V; VCC(B) = 2.3 V to 5.5 V; GND = 0 V; Tamb = 40 C to +85 C; unless otherwise specified.[1]
Symbol Parameter
Conditions
Min Typ[2] Max Unit
tPLH
LOW to HIGH propagation delay port B to port A
[1] 70 110 180 ns
tPHL
HIGH to LOW propagation delay port B to port A
SRf
falling slew rate
port A; 0.7VCC(A) to 0.3VCC(A)
[1] 104 156 270 ns
[1] 0.007 0.015 0.036 V/ns
tPLH
LOW to HIGH propagation delay port A to port B
[1] 72 110 175 ns
tPLH2
LOW to HIGH propagation delay 2 port A to port B;
[1] 61 98
measured from 0.15VCC(A) on port A
to 0.5VCC(B) on port B
266 ns
tPHL
HIGH to LOW propagation delay port A to port B
SRf
falling slew rate
port B; 0.7VCC(B) to 0.3VCC(B)
[1] 52 89
[1] 0.02 0.05
226 ns
0.1 V/ns
ten
enable time
EN HIGH to enabled
[3] 10
-
-
s
tdis
disable time
EN LOW to disabled
[3] 300 -
-
ns
[1] Load capacitance = 50 pF; load resistance on port B = 1.35 k. Port A = 1.35 k, and an input falling slew rate of 0.05 V/ns.
[2] Typical values were measured with VCC(A) = 1.1 V, VCC(B) = 3.3 V at Tamb = 25 C.
[3] Enable pin (EN) should only change state when the bus and the repeater port are in an idle state. That is, the ten should be considered
the set-up time before START and tdis should be considered the hold time after STOP.
PCA9509P
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 August 2012
© NXP B.V. 2012. All rights reserved.
11 of 23

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]